author | iveresov |
Mon, 09 Nov 2015 11:26:41 -0800 | |
changeset 34162 | 16b54851eaf6 |
parent 33628 | 09241459a8b8 |
child 34203 | 6817dadf6c7e |
permissions | -rw-r--r-- |
1 | 1 |
/* |
33628 | 2 |
* Copyright (c) 1997, 2015, Oracle and/or its affiliates. All rights reserved. |
1 | 3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 |
* |
|
5 |
* This code is free software; you can redistribute it and/or modify it |
|
6 |
* under the terms of the GNU General Public License version 2 only, as |
|
7 |
* published by the Free Software Foundation. |
|
8 |
* |
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
13 |
* accompanied this code). |
|
14 |
* |
|
15 |
* You should have received a copy of the GNU General Public License version |
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
18 |
* |
|
5547
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
5416
diff
changeset
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
5416
diff
changeset
|
20 |
* or visit www.oracle.com if you need additional information or have any |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
5416
diff
changeset
|
21 |
* questions. |
1 | 22 |
* |
23 |
*/ |
|
24 |
||
7397 | 25 |
#ifndef CPU_X86_VM_ASSEMBLER_X86_HPP |
26 |
#define CPU_X86_VM_ASSEMBLER_X86_HPP |
|
27 |
||
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
28 |
#include "asm/register.hpp" |
26576
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
29 |
#include "vm_version_x86.hpp" |
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
30 |
|
1 | 31 |
class BiasedLockingCounters; |
32 |
||
33 |
// Contains all the definitions needed for x86 assembly code generation. |
|
34 |
||
35 |
// Calling convention |
|
36 |
class Argument VALUE_OBJ_CLASS_SPEC { |
|
37 |
public: |
|
38 |
enum { |
|
39 |
#ifdef _LP64 |
|
40 |
#ifdef _WIN64 |
|
41 |
n_int_register_parameters_c = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...) |
|
42 |
n_float_register_parameters_c = 4, // xmm0 - xmm3 (c_farg0, c_farg1, ... ) |
|
43 |
#else |
|
44 |
n_int_register_parameters_c = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...) |
|
45 |
n_float_register_parameters_c = 8, // xmm0 - xmm7 (c_farg0, c_farg1, ... ) |
|
46 |
#endif // _WIN64 |
|
47 |
n_int_register_parameters_j = 6, // j_rarg0, j_rarg1, ... |
|
48 |
n_float_register_parameters_j = 8 // j_farg0, j_farg1, ... |
|
49 |
#else |
|
50 |
n_register_parameters = 0 // 0 registers used to pass arguments |
|
51 |
#endif // _LP64 |
|
52 |
}; |
|
53 |
}; |
|
54 |
||
55 |
||
56 |
#ifdef _LP64 |
|
57 |
// Symbolically name the register arguments used by the c calling convention. |
|
58 |
// Windows is different from linux/solaris. So much for standards... |
|
59 |
||
60 |
#ifdef _WIN64 |
|
61 |
||
62 |
REGISTER_DECLARATION(Register, c_rarg0, rcx); |
|
63 |
REGISTER_DECLARATION(Register, c_rarg1, rdx); |
|
64 |
REGISTER_DECLARATION(Register, c_rarg2, r8); |
|
65 |
REGISTER_DECLARATION(Register, c_rarg3, r9); |
|
66 |
||
1066 | 67 |
REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0); |
68 |
REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1); |
|
69 |
REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2); |
|
70 |
REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3); |
|
1 | 71 |
|
72 |
#else |
|
73 |
||
74 |
REGISTER_DECLARATION(Register, c_rarg0, rdi); |
|
75 |
REGISTER_DECLARATION(Register, c_rarg1, rsi); |
|
76 |
REGISTER_DECLARATION(Register, c_rarg2, rdx); |
|
77 |
REGISTER_DECLARATION(Register, c_rarg3, rcx); |
|
78 |
REGISTER_DECLARATION(Register, c_rarg4, r8); |
|
79 |
REGISTER_DECLARATION(Register, c_rarg5, r9); |
|
80 |
||
1066 | 81 |
REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0); |
82 |
REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1); |
|
83 |
REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2); |
|
84 |
REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3); |
|
85 |
REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4); |
|
86 |
REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5); |
|
87 |
REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6); |
|
88 |
REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7); |
|
1 | 89 |
|
90 |
#endif // _WIN64 |
|
91 |
||
92 |
// Symbolically name the register arguments used by the Java calling convention. |
|
93 |
// We have control over the convention for java so we can do what we please. |
|
94 |
// What pleases us is to offset the java calling convention so that when |
|
95 |
// we call a suitable jni method the arguments are lined up and we don't |
|
96 |
// have to do little shuffling. A suitable jni method is non-static and a |
|
97 |
// small number of arguments (two fewer args on windows) |
|
98 |
// |
|
99 |
// |-------------------------------------------------------| |
|
100 |
// | c_rarg0 c_rarg1 c_rarg2 c_rarg3 c_rarg4 c_rarg5 | |
|
101 |
// |-------------------------------------------------------| |
|
102 |
// | rcx rdx r8 r9 rdi* rsi* | windows (* not a c_rarg) |
|
103 |
// | rdi rsi rdx rcx r8 r9 | solaris/linux |
|
104 |
// |-------------------------------------------------------| |
|
105 |
// | j_rarg5 j_rarg0 j_rarg1 j_rarg2 j_rarg3 j_rarg4 | |
|
106 |
// |-------------------------------------------------------| |
|
107 |
||
108 |
REGISTER_DECLARATION(Register, j_rarg0, c_rarg1); |
|
109 |
REGISTER_DECLARATION(Register, j_rarg1, c_rarg2); |
|
110 |
REGISTER_DECLARATION(Register, j_rarg2, c_rarg3); |
|
111 |
// Windows runs out of register args here |
|
112 |
#ifdef _WIN64 |
|
113 |
REGISTER_DECLARATION(Register, j_rarg3, rdi); |
|
114 |
REGISTER_DECLARATION(Register, j_rarg4, rsi); |
|
115 |
#else |
|
116 |
REGISTER_DECLARATION(Register, j_rarg3, c_rarg4); |
|
117 |
REGISTER_DECLARATION(Register, j_rarg4, c_rarg5); |
|
118 |
#endif /* _WIN64 */ |
|
119 |
REGISTER_DECLARATION(Register, j_rarg5, c_rarg0); |
|
120 |
||
1066 | 121 |
REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0); |
122 |
REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1); |
|
123 |
REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2); |
|
124 |
REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3); |
|
125 |
REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4); |
|
126 |
REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5); |
|
127 |
REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6); |
|
128 |
REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7); |
|
1 | 129 |
|
130 |
REGISTER_DECLARATION(Register, rscratch1, r10); // volatile |
|
131 |
REGISTER_DECLARATION(Register, rscratch2, r11); // volatile |
|
132 |
||
1066 | 133 |
REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved |
1 | 134 |
REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved |
135 |
||
1066 | 136 |
#else |
137 |
// rscratch1 will apear in 32bit code that is dead but of course must compile |
|
138 |
// Using noreg ensures if the dead code is incorrectly live and executed it |
|
139 |
// will cause an assertion failure |
|
140 |
#define rscratch1 noreg |
|
7427 | 141 |
#define rscratch2 noreg |
1066 | 142 |
|
1 | 143 |
#endif // _LP64 |
144 |
||
30305
b92a97e1e9cb
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents:
30211
diff
changeset
|
145 |
// JSR 292 |
b92a97e1e9cb
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents:
30211
diff
changeset
|
146 |
// On x86, the SP does not have to be saved when invoking method handle intrinsics |
b92a97e1e9cb
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents:
30211
diff
changeset
|
147 |
// or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg. |
b92a97e1e9cb
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents:
30211
diff
changeset
|
148 |
REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg); |
5687 | 149 |
|
1 | 150 |
// Address is an abstraction used to represent a memory location |
151 |
// using any of the amd64 addressing modes with one object. |
|
152 |
// |
|
153 |
// Note: A register location is represented via a Register, not |
|
154 |
// via an address for efficiency & simplicity reasons. |
|
155 |
||
156 |
class ArrayAddress; |
|
157 |
||
158 |
class Address VALUE_OBJ_CLASS_SPEC { |
|
159 |
public: |
|
160 |
enum ScaleFactor { |
|
161 |
no_scale = -1, |
|
162 |
times_1 = 0, |
|
163 |
times_2 = 1, |
|
164 |
times_4 = 2, |
|
1066 | 165 |
times_8 = 3, |
166 |
times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4) |
|
1 | 167 |
}; |
2148
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
168 |
static ScaleFactor times(int size) { |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
169 |
assert(size >= 1 && size <= 8 && is_power_of_2(size), "bad scale size"); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
170 |
if (size == 8) return times_8; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
171 |
if (size == 4) return times_4; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
172 |
if (size == 2) return times_2; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
173 |
return times_1; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
174 |
} |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
175 |
static int scale_size(ScaleFactor scale) { |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
176 |
assert(scale != no_scale, ""); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
177 |
assert(((1 << (int)times_1) == 1 && |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
178 |
(1 << (int)times_2) == 2 && |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
179 |
(1 << (int)times_4) == 4 && |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
180 |
(1 << (int)times_8) == 8), ""); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
181 |
return (1 << (int)scale); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
182 |
} |
1 | 183 |
|
184 |
private: |
|
185 |
Register _base; |
|
186 |
Register _index; |
|
187 |
ScaleFactor _scale; |
|
188 |
int _disp; |
|
189 |
RelocationHolder _rspec; |
|
190 |
||
1066 | 191 |
// Easily misused constructors make them private |
192 |
// %%% can we make these go away? |
|
193 |
NOT_LP64(Address(address loc, RelocationHolder spec);) |
|
194 |
Address(int disp, address loc, relocInfo::relocType rtype); |
|
195 |
Address(int disp, address loc, RelocationHolder spec); |
|
1 | 196 |
|
197 |
public: |
|
1066 | 198 |
|
199 |
int disp() { return _disp; } |
|
1 | 200 |
// creation |
201 |
Address() |
|
202 |
: _base(noreg), |
|
203 |
_index(noreg), |
|
204 |
_scale(no_scale), |
|
205 |
_disp(0) { |
|
206 |
} |
|
207 |
||
208 |
// No default displacement otherwise Register can be implicitly |
|
209 |
// converted to 0(Register) which is quite a different animal. |
|
210 |
||
211 |
Address(Register base, int disp) |
|
212 |
: _base(base), |
|
213 |
_index(noreg), |
|
214 |
_scale(no_scale), |
|
215 |
_disp(disp) { |
|
216 |
} |
|
217 |
||
218 |
Address(Register base, Register index, ScaleFactor scale, int disp = 0) |
|
219 |
: _base (base), |
|
220 |
_index(index), |
|
221 |
_scale(scale), |
|
222 |
_disp (disp) { |
|
223 |
assert(!index->is_valid() == (scale == Address::no_scale), |
|
224 |
"inconsistent address"); |
|
225 |
} |
|
226 |
||
2332
5c7b6f4ce0a1
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
2256
diff
changeset
|
227 |
Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0) |
2148
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
228 |
: _base (base), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
229 |
_index(index.register_or_noreg()), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
230 |
_scale(scale), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
231 |
_disp (disp + (index.constant_or_zero() * scale_size(scale))) { |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
232 |
if (!index.is_register()) scale = Address::no_scale; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
233 |
assert(!_index->is_valid() == (scale == Address::no_scale), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
234 |
"inconsistent address"); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
235 |
} |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
236 |
|
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
237 |
Address plus_disp(int disp) const { |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
238 |
Address a = (*this); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
239 |
a._disp += disp; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
240 |
return a; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
241 |
} |
9630
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
242 |
Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const { |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
243 |
Address a = (*this); |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
244 |
a._disp += disp.constant_or_zero() * scale_size(scale); |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
245 |
if (disp.is_register()) { |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
246 |
assert(!a.index()->is_valid(), "competing indexes"); |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
247 |
a._index = disp.as_register(); |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
248 |
a._scale = scale; |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
249 |
} |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
250 |
return a; |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
251 |
} |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
252 |
bool is_same_address(Address a) const { |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
253 |
// disregard _rspec |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
254 |
return _base == a._base && _disp == a._disp && _index == a._index && _scale == a._scale; |
d6419e4395e3
6939861: JVM should handle more conversion operations
never
parents:
9437
diff
changeset
|
255 |
} |
2148
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
256 |
|
1 | 257 |
// The following two overloads are used in connection with the |
258 |
// ByteSize type (see sizes.hpp). They simplify the use of |
|
259 |
// ByteSize'd arguments in assembly code. Note that their equivalent |
|
260 |
// for the optimized build are the member functions with int disp |
|
261 |
// argument since ByteSize is mapped to an int type in that case. |
|
262 |
// |
|
263 |
// Note: DO NOT introduce similar overloaded functions for WordSize |
|
264 |
// arguments as in the optimized mode, both ByteSize and WordSize |
|
265 |
// are mapped to the same type and thus the compiler cannot make a |
|
266 |
// distinction anymore (=> compiler errors). |
|
267 |
||
268 |
#ifdef ASSERT |
|
269 |
Address(Register base, ByteSize disp) |
|
270 |
: _base(base), |
|
271 |
_index(noreg), |
|
272 |
_scale(no_scale), |
|
273 |
_disp(in_bytes(disp)) { |
|
274 |
} |
|
275 |
||
276 |
Address(Register base, Register index, ScaleFactor scale, ByteSize disp) |
|
277 |
: _base(base), |
|
278 |
_index(index), |
|
279 |
_scale(scale), |
|
280 |
_disp(in_bytes(disp)) { |
|
281 |
assert(!index->is_valid() == (scale == Address::no_scale), |
|
282 |
"inconsistent address"); |
|
283 |
} |
|
2148
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
284 |
|
2332
5c7b6f4ce0a1
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
2256
diff
changeset
|
285 |
Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp) |
2148
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
286 |
: _base (base), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
287 |
_index(index.register_or_noreg()), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
288 |
_scale(scale), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
289 |
_disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))) { |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
290 |
if (!index.is_register()) scale = Address::no_scale; |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
291 |
assert(!_index->is_valid() == (scale == Address::no_scale), |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
292 |
"inconsistent address"); |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
293 |
} |
09c7f703773b
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
1500
diff
changeset
|
294 |
|
1 | 295 |
#endif // ASSERT |
296 |
||
297 |
// accessors |
|
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
244
diff
changeset
|
298 |
bool uses(Register reg) const { return _base == reg || _index == reg; } |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
244
diff
changeset
|
299 |
Register base() const { return _base; } |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
244
diff
changeset
|
300 |
Register index() const { return _index; } |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
244
diff
changeset
|
301 |
ScaleFactor scale() const { return _scale; } |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
244
diff
changeset
|
302 |
int disp() const { return _disp; } |
1 | 303 |
|
304 |
// Convert the raw encoding form into the form expected by the constructor for |
|
305 |
// Address. An index of 4 (rsp) corresponds to having no index, so convert |
|
306 |
// that to noreg for the Address constructor. |
|
13728
882756847a04
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
13485
diff
changeset
|
307 |
static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc); |
1 | 308 |
|
309 |
static Address make_array(ArrayAddress); |
|
310 |
||
311 |
private: |
|
312 |
bool base_needs_rex() const { |
|
313 |
return _base != noreg && _base->encoding() >= 8; |
|
314 |
} |
|
315 |
||
316 |
bool index_needs_rex() const { |
|
317 |
return _index != noreg &&_index->encoding() >= 8; |
|
318 |
} |
|
319 |
||
320 |
relocInfo::relocType reloc() const { return _rspec.type(); } |
|
321 |
||
322 |
friend class Assembler; |
|
323 |
friend class MacroAssembler; |
|
324 |
friend class LIR_Assembler; // base/index/scale/disp |
|
325 |
}; |
|
326 |
||
327 |
// |
|
328 |
// AddressLiteral has been split out from Address because operands of this type |
|
329 |
// need to be treated specially on 32bit vs. 64bit platforms. By splitting it out |
|
330 |
// the few instructions that need to deal with address literals are unique and the |
|
331 |
// MacroAssembler does not have to implement every instruction in the Assembler |
|
332 |
// in order to search for address literals that may need special handling depending |
|
333 |
// on the instruction and the platform. As small step on the way to merging i486/amd64 |
|
334 |
// directories. |
|
335 |
// |
|
336 |
class AddressLiteral VALUE_OBJ_CLASS_SPEC { |
|
337 |
friend class ArrayAddress; |
|
338 |
RelocationHolder _rspec; |
|
339 |
// Typically we use AddressLiterals we want to use their rval |
|
340 |
// However in some situations we want the lval (effect address) of the item. |
|
341 |
// We provide a special factory for making those lvals. |
|
342 |
bool _is_lval; |
|
343 |
||
344 |
// If the target is far we'll need to load the ea of this to |
|
345 |
// a register to reach it. Otherwise if near we can do rip |
|
346 |
// relative addressing. |
|
347 |
||
348 |
address _target; |
|
349 |
||
350 |
protected: |
|
351 |
// creation |
|
352 |
AddressLiteral() |
|
353 |
: _is_lval(false), |
|
354 |
_target(NULL) |
|
355 |
{} |
|
356 |
||
357 |
public: |
|
358 |
||
359 |
||
360 |
AddressLiteral(address target, relocInfo::relocType rtype); |
|
361 |
||
362 |
AddressLiteral(address target, RelocationHolder const& rspec) |
|
363 |
: _rspec(rspec), |
|
364 |
_is_lval(false), |
|
365 |
_target(target) |
|
366 |
{} |
|
367 |
||
368 |
AddressLiteral addr() { |
|
369 |
AddressLiteral ret = *this; |
|
370 |
ret._is_lval = true; |
|
371 |
return ret; |
|
372 |
} |
|
373 |
||
374 |
||
375 |
private: |
|
376 |
||
377 |
address target() { return _target; } |
|
378 |
bool is_lval() { return _is_lval; } |
|
379 |
||
380 |
relocInfo::relocType reloc() const { return _rspec.type(); } |
|
381 |
const RelocationHolder& rspec() const { return _rspec; } |
|
382 |
||
383 |
friend class Assembler; |
|
384 |
friend class MacroAssembler; |
|
385 |
friend class Address; |
|
386 |
friend class LIR_Assembler; |
|
387 |
}; |
|
388 |
||
389 |
// Convience classes |
|
390 |
class RuntimeAddress: public AddressLiteral { |
|
391 |
||
392 |
public: |
|
393 |
||
394 |
RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {} |
|
395 |
||
396 |
}; |
|
397 |
||
398 |
class ExternalAddress: public AddressLiteral { |
|
9111
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
399 |
private: |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
400 |
static relocInfo::relocType reloc_for_target(address target) { |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
401 |
// Sometimes ExternalAddress is used for values which aren't |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
402 |
// exactly addresses, like the card table base. |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
403 |
// external_word_type can't be used for values in the first page |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
404 |
// so just skip the reloc in that case. |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
405 |
return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none; |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
406 |
} |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
407 |
|
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
408 |
public: |
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
409 |
|
c100c09c66f2
6777083: assert(target != __null,"must not be null")
never
parents:
8882
diff
changeset
|
410 |
ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {} |
1 | 411 |
|
412 |
}; |
|
413 |
||
414 |
class InternalAddress: public AddressLiteral { |
|
415 |
||
416 |
public: |
|
417 |
||
418 |
InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {} |
|
419 |
||
420 |
}; |
|
421 |
||
422 |
// x86 can do array addressing as a single operation since disp can be an absolute |
|
423 |
// address amd64 can't. We create a class that expresses the concept but does extra |
|
424 |
// magic on amd64 to get the final result |
|
425 |
||
426 |
class ArrayAddress VALUE_OBJ_CLASS_SPEC { |
|
427 |
private: |
|
428 |
||
429 |
AddressLiteral _base; |
|
430 |
Address _index; |
|
431 |
||
432 |
public: |
|
433 |
||
434 |
ArrayAddress() {}; |
|
435 |
ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {}; |
|
436 |
AddressLiteral base() { return _base; } |
|
437 |
Address index() { return _index; } |
|
438 |
||
439 |
}; |
|
440 |
||
34162 | 441 |
class InstructionAttr; |
442 |
||
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
443 |
// 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
444 |
// See fxsave and xsave(EVEX enabled) documentation for layout |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
445 |
const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize); |
1 | 446 |
|
447 |
// The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction |
|
448 |
// level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write |
|
449 |
// is what you get. The Assembler is generating code into a CodeBuffer. |
|
450 |
||
451 |
class Assembler : public AbstractAssembler { |
|
452 |
friend class AbstractAssembler; // for the non-virtual hack |
|
453 |
friend class LIR_Assembler; // as_Address() |
|
1066 | 454 |
friend class StubGenerator; |
1 | 455 |
|
456 |
public: |
|
457 |
enum Condition { // The x86 condition codes used for conditional jumps/moves. |
|
458 |
zero = 0x4, |
|
459 |
notZero = 0x5, |
|
460 |
equal = 0x4, |
|
461 |
notEqual = 0x5, |
|
462 |
less = 0xc, |
|
463 |
lessEqual = 0xe, |
|
464 |
greater = 0xf, |
|
465 |
greaterEqual = 0xd, |
|
466 |
below = 0x2, |
|
467 |
belowEqual = 0x6, |
|
468 |
above = 0x7, |
|
469 |
aboveEqual = 0x3, |
|
470 |
overflow = 0x0, |
|
471 |
noOverflow = 0x1, |
|
472 |
carrySet = 0x2, |
|
473 |
carryClear = 0x3, |
|
474 |
negative = 0x8, |
|
475 |
positive = 0x9, |
|
476 |
parity = 0xa, |
|
477 |
noParity = 0xb |
|
478 |
}; |
|
479 |
||
480 |
enum Prefix { |
|
481 |
// segment overrides |
|
482 |
CS_segment = 0x2e, |
|
483 |
SS_segment = 0x36, |
|
484 |
DS_segment = 0x3e, |
|
485 |
ES_segment = 0x26, |
|
486 |
FS_segment = 0x64, |
|
487 |
GS_segment = 0x65, |
|
488 |
||
489 |
REX = 0x40, |
|
490 |
||
491 |
REX_B = 0x41, |
|
492 |
REX_X = 0x42, |
|
493 |
REX_XB = 0x43, |
|
494 |
REX_R = 0x44, |
|
495 |
REX_RB = 0x45, |
|
496 |
REX_RX = 0x46, |
|
497 |
REX_RXB = 0x47, |
|
498 |
||
499 |
REX_W = 0x48, |
|
500 |
||
501 |
REX_WB = 0x49, |
|
502 |
REX_WX = 0x4A, |
|
503 |
REX_WXB = 0x4B, |
|
504 |
REX_WR = 0x4C, |
|
505 |
REX_WRB = 0x4D, |
|
506 |
REX_WRX = 0x4E, |
|
11427 | 507 |
REX_WRXB = 0x4F, |
508 |
||
509 |
VEX_3bytes = 0xC4, |
|
30624 | 510 |
VEX_2bytes = 0xC5, |
33066 | 511 |
EVEX_4bytes = 0x62, |
512 |
Prefix_EMPTY = 0x0 |
|
11427 | 513 |
}; |
514 |
||
515 |
enum VexPrefix { |
|
516 |
VEX_B = 0x20, |
|
517 |
VEX_X = 0x40, |
|
518 |
VEX_R = 0x80, |
|
519 |
VEX_W = 0x80 |
|
520 |
}; |
|
521 |
||
30624 | 522 |
enum ExexPrefix { |
523 |
EVEX_F = 0x04, |
|
524 |
EVEX_V = 0x08, |
|
525 |
EVEX_Rb = 0x10, |
|
526 |
EVEX_X = 0x40, |
|
527 |
EVEX_Z = 0x80 |
|
528 |
}; |
|
529 |
||
11427 | 530 |
enum VexSimdPrefix { |
531 |
VEX_SIMD_NONE = 0x0, |
|
532 |
VEX_SIMD_66 = 0x1, |
|
533 |
VEX_SIMD_F3 = 0x2, |
|
534 |
VEX_SIMD_F2 = 0x3 |
|
535 |
}; |
|
536 |
||
537 |
enum VexOpcode { |
|
538 |
VEX_OPCODE_NONE = 0x0, |
|
539 |
VEX_OPCODE_0F = 0x1, |
|
540 |
VEX_OPCODE_0F_38 = 0x2, |
|
33160
c59f1676d27e
8136421: JEP 243: Java-Level JVM Compiler Interface
twisti
parents:
33089
diff
changeset
|
541 |
VEX_OPCODE_0F_3A = 0x3, |
c59f1676d27e
8136421: JEP 243: Java-Level JVM Compiler Interface
twisti
parents:
33089
diff
changeset
|
542 |
VEX_OPCODE_MASK = 0x1F |
1 | 543 |
}; |
544 |
||
30624 | 545 |
enum AvxVectorLen { |
546 |
AVX_128bit = 0x0, |
|
547 |
AVX_256bit = 0x1, |
|
548 |
AVX_512bit = 0x2, |
|
549 |
AVX_NoVec = 0x4 |
|
550 |
}; |
|
551 |
||
552 |
enum EvexTupleType { |
|
553 |
EVEX_FV = 0, |
|
554 |
EVEX_HV = 4, |
|
555 |
EVEX_FVM = 6, |
|
556 |
EVEX_T1S = 7, |
|
557 |
EVEX_T1F = 11, |
|
558 |
EVEX_T2 = 13, |
|
559 |
EVEX_T4 = 15, |
|
560 |
EVEX_T8 = 17, |
|
561 |
EVEX_HVM = 18, |
|
562 |
EVEX_QVM = 19, |
|
563 |
EVEX_OVM = 20, |
|
564 |
EVEX_M128 = 21, |
|
565 |
EVEX_DUP = 22, |
|
566 |
EVEX_ETUP = 23 |
|
567 |
}; |
|
568 |
||
569 |
enum EvexInputSizeInBits { |
|
570 |
EVEX_8bit = 0, |
|
571 |
EVEX_16bit = 1, |
|
572 |
EVEX_32bit = 2, |
|
34162 | 573 |
EVEX_64bit = 3, |
574 |
EVEX_NObit = 4 |
|
30624 | 575 |
}; |
576 |
||
1 | 577 |
enum WhichOperand { |
578 |
// input to locate_operand, and format code for relocations |
|
1066 | 579 |
imm_operand = 0, // embedded 32-bit|64-bit immediate operand |
1 | 580 |
disp32_operand = 1, // embedded 32-bit displacement or address |
581 |
call32_operand = 2, // embedded 32-bit self-relative displacement |
|
1066 | 582 |
#ifndef _LP64 |
1 | 583 |
_WhichOperand_limit = 3 |
1066 | 584 |
#else |
585 |
narrow_oop_operand = 3, // embedded 32-bit immediate narrow oop |
|
586 |
_WhichOperand_limit = 4 |
|
587 |
#endif |
|
1 | 588 |
}; |
589 |
||
1066 | 590 |
|
591 |
||
592 |
// NOTE: The general philopsophy of the declarations here is that 64bit versions |
|
593 |
// of instructions are freely declared without the need for wrapping them an ifdef. |
|
594 |
// (Some dangerous instructions are ifdef's out of inappropriate jvm's.) |
|
595 |
// In the .cpp file the implementations are wrapped so that they are dropped out |
|
15432 | 596 |
// of the resulting jvm. This is done mostly to keep the footprint of MINIMAL |
1066 | 597 |
// to the size it was prior to merging up the 32bit and 64bit assemblers. |
598 |
// |
|
599 |
// This does mean you'll get a linker/runtime error if you use a 64bit only instruction |
|
600 |
// in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down. |
|
601 |
||
602 |
private: |
|
603 |
||
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
604 |
bool _legacy_mode_bw; |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
605 |
bool _legacy_mode_dq; |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
606 |
bool _legacy_mode_vl; |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
607 |
bool _legacy_mode_vlbw; |
34162 | 608 |
|
609 |
class InstructionAttr *_attributes; |
|
1066 | 610 |
|
611 |
// 64bit prefixes |
|
612 |
int prefix_and_encode(int reg_enc, bool byteinst = false); |
|
613 |
int prefixq_and_encode(int reg_enc); |
|
614 |
||
33160
c59f1676d27e
8136421: JEP 243: Java-Level JVM Compiler Interface
twisti
parents:
33089
diff
changeset
|
615 |
int prefix_and_encode(int dst_enc, int src_enc) { |
c59f1676d27e
8136421: JEP 243: Java-Level JVM Compiler Interface
twisti
parents:
33089
diff
changeset
|
616 |
return prefix_and_encode(dst_enc, false, src_enc, false); |
c59f1676d27e
8136421: JEP 243: Java-Level JVM Compiler Interface
twisti
parents:
33089
diff
changeset
|
617 |
} |
c59f1676d27e
8136421: JEP 243: Java-Level JVM Compiler Interface
twisti
parents:
33089
diff
changeset
|
618 |
int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte); |
1066 | 619 |
int prefixq_and_encode(int dst_enc, int src_enc); |
620 |
||
621 |
void prefix(Register reg); |
|
33066 | 622 |
void prefix(Register dst, Register src, Prefix p); |
623 |
void prefix(Register dst, Address adr, Prefix p); |
|
1066 | 624 |
void prefix(Address adr); |
625 |
void prefixq(Address adr); |
|
626 |
||
627 |
void prefix(Address adr, Register reg, bool byteinst = false); |
|
11427 | 628 |
void prefix(Address adr, XMMRegister reg); |
1066 | 629 |
void prefixq(Address adr, Register reg); |
11427 | 630 |
void prefixq(Address adr, XMMRegister reg); |
1066 | 631 |
|
632 |
void prefetch_prefix(Address src); |
|
633 |
||
11427 | 634 |
void rex_prefix(Address adr, XMMRegister xreg, |
635 |
VexSimdPrefix pre, VexOpcode opc, bool rex_w); |
|
636 |
int rex_prefix_and_encode(int dst_enc, int src_enc, |
|
637 |
VexSimdPrefix pre, VexOpcode opc, bool rex_w); |
|
638 |
||
34162 | 639 |
void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc); |
30624 | 640 |
|
34162 | 641 |
void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v, |
642 |
int nds_enc, VexSimdPrefix pre, VexOpcode opc); |
|
11427 | 643 |
|
644 |
void vex_prefix(Address adr, int nds_enc, int xreg_enc, |
|
645 |
VexSimdPrefix pre, VexOpcode opc, |
|
34162 | 646 |
InstructionAttr *attributes); |
31410 | 647 |
|
11427 | 648 |
int vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc, |
649 |
VexSimdPrefix pre, VexOpcode opc, |
|
34162 | 650 |
InstructionAttr *attributes); |
31410 | 651 |
|
34162 | 652 |
void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre, |
653 |
VexOpcode opc, InstructionAttr *attributes); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
654 |
|
34162 | 655 |
int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre, |
656 |
VexOpcode opc, InstructionAttr *attributes); |
|
11427 | 657 |
|
34162 | 658 |
int kreg_prefix_and_encode(KRegister dst, KRegister nds, KRegister src, VexSimdPrefix pre, |
659 |
VexOpcode opc, InstructionAttr *attributes); |
|
11427 | 660 |
|
34162 | 661 |
int kreg_prefix_and_encode(KRegister dst, KRegister nds, Register src, VexSimdPrefix pre, |
662 |
VexOpcode opc, InstructionAttr *attributes); |
|
11427 | 663 |
|
1066 | 664 |
// Helper functions for groups of instructions |
665 |
void emit_arith_b(int op1, int op2, Register dst, int imm8); |
|
666 |
||
667 |
void emit_arith(int op1, int op2, Register dst, int32_t imm32); |
|
11791
3be8cae67887
7125136: SIGILL on linux amd64 in gc/ArrayJuggle/Juggle29
kvn
parents:
11429
diff
changeset
|
668 |
// Force generation of a 4 byte immediate value even if it fits into 8bit |
3be8cae67887
7125136: SIGILL on linux amd64 in gc/ArrayJuggle/Juggle29
kvn
parents:
11429
diff
changeset
|
669 |
void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32); |
1066 | 670 |
void emit_arith(int op1, int op2, Register dst, Register src); |
671 |
||
30624 | 672 |
bool emit_compressed_disp_byte(int &disp); |
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
673 |
|
1066 | 674 |
void emit_operand(Register reg, |
675 |
Register base, Register index, Address::ScaleFactor scale, |
|
676 |
int disp, |
|
677 |
RelocationHolder const& rspec, |
|
678 |
int rip_relative_correction = 0); |
|
679 |
||
680 |
void emit_operand(Register reg, Address adr, int rip_relative_correction = 0); |
|
681 |
||
682 |
// operands that only take the original 32bit registers |
|
683 |
void emit_operand32(Register reg, Address adr); |
|
684 |
||
685 |
void emit_operand(XMMRegister reg, |
|
686 |
Register base, Register index, Address::ScaleFactor scale, |
|
687 |
int disp, |
|
688 |
RelocationHolder const& rspec); |
|
689 |
||
690 |
void emit_operand(XMMRegister reg, Address adr); |
|
691 |
||
692 |
void emit_operand(MMXRegister reg, Address adr); |
|
693 |
||
694 |
// workaround gcc (3.2.1-7) bug |
|
695 |
void emit_operand(Address adr, MMXRegister reg); |
|
696 |
||
697 |
||
698 |
// Immediate-to-memory forms |
|
699 |
void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32); |
|
700 |
||
701 |
void emit_farith(int b1, int b2, int i); |
|
702 |
||
703 |
||
704 |
protected: |
|
705 |
#ifdef ASSERT |
|
706 |
void check_relocation(RelocationHolder const& rspec, int format); |
|
707 |
#endif |
|
708 |
||
709 |
void emit_data(jint data, relocInfo::relocType rtype, int format); |
|
710 |
void emit_data(jint data, RelocationHolder const& rspec, int format); |
|
711 |
void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0); |
|
712 |
void emit_data64(jlong data, RelocationHolder const& rspec, int format = 0); |
|
713 |
||
714 |
bool reachable(AddressLiteral adr) NOT_LP64({ return true;}); |
|
715 |
||
716 |
// These are all easily abused and hence protected |
|
717 |
||
718 |
// 32BIT ONLY SECTION |
|
719 |
#ifndef _LP64 |
|
720 |
// Make these disappear in 64bit mode since they would never be correct |
|
721 |
void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const& rspec); // 32BIT ONLY |
|
722 |
void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const& rspec); // 32BIT ONLY |
|
723 |
||
2254
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
724 |
void mov_literal32(Register dst, int32_t imm32, RelocationHolder const& rspec); // 32BIT ONLY |
1066 | 725 |
void mov_literal32(Address dst, int32_t imm32, RelocationHolder const& rspec); // 32BIT ONLY |
726 |
||
727 |
void push_literal32(int32_t imm32, RelocationHolder const& rspec); // 32BIT ONLY |
|
728 |
#else |
|
729 |
// 64BIT ONLY SECTION |
|
730 |
void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const& rspec); // 64BIT ONLY |
|
2254
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
731 |
|
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
732 |
void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const& rspec); |
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
733 |
void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const& rspec); |
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
734 |
|
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
735 |
void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const& rspec); |
f13dda645a4b
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
2150
diff
changeset
|
736 |
void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const& rspec); |
1066 | 737 |
#endif // _LP64 |
738 |
||
739 |
// These are unique in that we are ensured by the caller that the 32bit |
|
740 |
// relative in these instructions will always be able to reach the potentially |
|
741 |
// 64bit address described by entry. Since they can take a 64bit address they |
|
742 |
// don't have the 32 suffix like the other instructions in this class. |
|
743 |
||
744 |
void call_literal(address entry, RelocationHolder const& rspec); |
|
745 |
void jmp_literal(address entry, RelocationHolder const& rspec); |
|
746 |
||
747 |
// Avoid using directly section |
|
748 |
// Instructions in this section are actually usable by anyone without danger |
|
749 |
// of failure but have performance issues that are addressed my enhanced |
|
750 |
// instructions which will do the proper thing base on the particular cpu. |
|
751 |
// We protect them because we don't trust you... |
|
752 |
||
753 |
// Don't use next inc() and dec() methods directly. INC & DEC instructions |
|
754 |
// could cause a partial flag stall since they don't set CF flag. |
|
755 |
// Use MacroAssembler::decrement() & MacroAssembler::increment() methods |
|
756 |
// which call inc() & dec() or add() & sub() in accordance with |
|
757 |
// the product flag UseIncDec value. |
|
758 |
||
759 |
void decl(Register dst); |
|
760 |
void decl(Address dst); |
|
761 |
void decq(Register dst); |
|
762 |
void decq(Address dst); |
|
763 |
||
764 |
void incl(Register dst); |
|
765 |
void incl(Address dst); |
|
766 |
void incq(Register dst); |
|
767 |
void incq(Address dst); |
|
768 |
||
769 |
// New cpus require use of movsd and movss to avoid partial register stall |
|
770 |
// when loading from memory. But for old Opteron use movlpd instead of movsd. |
|
771 |
// The selection is done in MacroAssembler::movdbl() and movflt(). |
|
772 |
||
773 |
// Move Scalar Single-Precision Floating-Point Values |
|
774 |
void movss(XMMRegister dst, Address src); |
|
775 |
void movss(XMMRegister dst, XMMRegister src); |
|
776 |
void movss(Address dst, XMMRegister src); |
|
777 |
||
778 |
// Move Scalar Double-Precision Floating-Point Values |
|
779 |
void movsd(XMMRegister dst, Address src); |
|
780 |
void movsd(XMMRegister dst, XMMRegister src); |
|
781 |
void movsd(Address dst, XMMRegister src); |
|
782 |
void movlpd(XMMRegister dst, Address src); |
|
783 |
||
784 |
// New cpus require use of movaps and movapd to avoid partial register stall |
|
785 |
// when moving between registers. |
|
786 |
void movaps(XMMRegister dst, XMMRegister src); |
|
787 |
void movapd(XMMRegister dst, XMMRegister src); |
|
788 |
||
789 |
// End avoid using directly |
|
790 |
||
791 |
||
792 |
// Instruction prefixes |
|
793 |
void prefix(Prefix p); |
|
794 |
||
1 | 795 |
public: |
796 |
||
797 |
// Creation |
|
30624 | 798 |
Assembler(CodeBuffer* code) : AbstractAssembler(code) { |
799 |
init_attributes(); |
|
800 |
} |
|
1 | 801 |
|
802 |
// Decoding |
|
803 |
static address locate_operand(address inst, WhichOperand which); |
|
804 |
static address locate_next_instruction(address inst); |
|
805 |
||
1066 | 806 |
// Utilities |
8871
5c3b26c4119e
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
8494
diff
changeset
|
807 |
static bool is_polling_page_far() NOT_LP64({ return false;}); |
30624 | 808 |
static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len, |
809 |
int cur_tuple_type, int in_size_in_bits, int cur_encoding); |
|
8871
5c3b26c4119e
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
8494
diff
changeset
|
810 |
|
1066 | 811 |
// Generic instructions |
812 |
// Does 32bit or 64bit as needed for the platform. In some sense these |
|
813 |
// belong in macro assembler but there is no need for both varieties to exist |
|
814 |
||
30624 | 815 |
void init_attributes(void) { |
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
816 |
_legacy_mode_bw = (VM_Version::supports_avx512bw() == false); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
817 |
_legacy_mode_dq = (VM_Version::supports_avx512dq() == false); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
818 |
_legacy_mode_vl = (VM_Version::supports_avx512vl() == false); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
819 |
_legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false); |
34162 | 820 |
_attributes = NULL; |
30624 | 821 |
} |
822 |
||
34162 | 823 |
void set_attributes(InstructionAttr *attributes) { _attributes = attributes; } |
824 |
void clear_attributes(void) { _attributes = NULL; } |
|
825 |
||
1066 | 826 |
void lea(Register dst, Address src); |
827 |
||
828 |
void mov(Register dst, Register src); |
|
829 |
||
830 |
void pusha(); |
|
831 |
void popa(); |
|
832 |
||
833 |
void pushf(); |
|
834 |
void popf(); |
|
835 |
||
836 |
void push(int32_t imm32); |
|
837 |
||
838 |
void push(Register src); |
|
839 |
||
840 |
void pop(Register dst); |
|
841 |
||
842 |
// These are dummies to prevent surprise implicit conversions to Register |
|
843 |
void push(void* v); |
|
844 |
void pop(void* v); |
|
845 |
||
846 |
// These do register sized moves/scans |
|
847 |
void rep_mov(); |
|
15114
4074553c678b
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
14631
diff
changeset
|
848 |
void rep_stos(); |
4074553c678b
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
14631
diff
changeset
|
849 |
void rep_stosb(); |
1066 | 850 |
void repne_scan(); |
851 |
#ifdef _LP64 |
|
852 |
void repne_scanl(); |
|
853 |
#endif |
|
854 |
||
855 |
// Vanilla instructions in lexical order |
|
856 |
||
7724
a92d706dbdd5
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
7433
diff
changeset
|
857 |
void adcl(Address dst, int32_t imm32); |
a92d706dbdd5
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
7433
diff
changeset
|
858 |
void adcl(Address dst, Register src); |
1066 | 859 |
void adcl(Register dst, int32_t imm32); |
1 | 860 |
void adcl(Register dst, Address src); |
861 |
void adcl(Register dst, Register src); |
|
862 |
||
1066 | 863 |
void adcq(Register dst, int32_t imm32); |
864 |
void adcq(Register dst, Address src); |
|
865 |
void adcq(Register dst, Register src); |
|
866 |
||
867 |
void addl(Address dst, int32_t imm32); |
|
1 | 868 |
void addl(Address dst, Register src); |
1066 | 869 |
void addl(Register dst, int32_t imm32); |
1 | 870 |
void addl(Register dst, Address src); |
871 |
void addl(Register dst, Register src); |
|
872 |
||
1066 | 873 |
void addq(Address dst, int32_t imm32); |
874 |
void addq(Address dst, Register src); |
|
875 |
void addq(Register dst, int32_t imm32); |
|
876 |
void addq(Register dst, Address src); |
|
877 |
void addq(Register dst, Register src); |
|
878 |
||
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
879 |
#ifdef _LP64 |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
880 |
//Add Unsigned Integers with Carry Flag |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
881 |
void adcxq(Register dst, Register src); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
882 |
|
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
883 |
//Add Unsigned Integers with Overflow Flag |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
884 |
void adoxq(Register dst, Register src); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
885 |
#endif |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
886 |
|
1 | 887 |
void addr_nop_4(); |
888 |
void addr_nop_5(); |
|
889 |
void addr_nop_7(); |
|
890 |
void addr_nop_8(); |
|
891 |
||
1066 | 892 |
// Add Scalar Double-Precision Floating-Point Values |
893 |
void addsd(XMMRegister dst, Address src); |
|
894 |
void addsd(XMMRegister dst, XMMRegister src); |
|
895 |
||
896 |
// Add Scalar Single-Precision Floating-Point Values |
|
897 |
void addss(XMMRegister dst, Address src); |
|
898 |
void addss(XMMRegister dst, XMMRegister src); |
|
899 |
||
14132 | 900 |
// AES instructions |
901 |
void aesdec(XMMRegister dst, Address src); |
|
902 |
void aesdec(XMMRegister dst, XMMRegister src); |
|
903 |
void aesdeclast(XMMRegister dst, Address src); |
|
904 |
void aesdeclast(XMMRegister dst, XMMRegister src); |
|
905 |
void aesenc(XMMRegister dst, Address src); |
|
906 |
void aesenc(XMMRegister dst, XMMRegister src); |
|
907 |
void aesenclast(XMMRegister dst, Address src); |
|
908 |
void aesenclast(XMMRegister dst, XMMRegister src); |
|
909 |
||
910 |
||
11427 | 911 |
void andl(Address dst, int32_t imm32); |
1066 | 912 |
void andl(Register dst, int32_t imm32); |
913 |
void andl(Register dst, Address src); |
|
914 |
void andl(Register dst, Register src); |
|
915 |
||
10006 | 916 |
void andq(Address dst, int32_t imm32); |
1066 | 917 |
void andq(Register dst, int32_t imm32); |
918 |
void andq(Register dst, Address src); |
|
919 |
void andq(Register dst, Register src); |
|
920 |
||
23220
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
921 |
// BMI instructions |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
922 |
void andnl(Register dst, Register src1, Register src2); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
923 |
void andnl(Register dst, Register src1, Address src2); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
924 |
void andnq(Register dst, Register src1, Register src2); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
925 |
void andnq(Register dst, Register src1, Address src2); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
926 |
|
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
927 |
void blsil(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
928 |
void blsil(Register dst, Address src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
929 |
void blsiq(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
930 |
void blsiq(Register dst, Address src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
931 |
|
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
932 |
void blsmskl(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
933 |
void blsmskl(Register dst, Address src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
934 |
void blsmskq(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
935 |
void blsmskq(Register dst, Address src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
936 |
|
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
937 |
void blsrl(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
938 |
void blsrl(Register dst, Address src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
939 |
void blsrq(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
940 |
void blsrq(Register dst, Address src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
941 |
|
2862
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
942 |
void bsfl(Register dst, Register src); |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
943 |
void bsrl(Register dst, Register src); |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
944 |
|
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
945 |
#ifdef _LP64 |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
946 |
void bsfq(Register dst, Register src); |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
947 |
void bsrq(Register dst, Register src); |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
948 |
#endif |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
949 |
|
1066 | 950 |
void bswapl(Register reg); |
951 |
||
952 |
void bswapq(Register reg); |
|
953 |
||
1 | 954 |
void call(Label& L, relocInfo::relocType rtype); |
955 |
void call(Register reg); // push pc; pc <- reg |
|
956 |
void call(Address adr); // push pc; pc <- adr |
|
957 |
||
1066 | 958 |
void cdql(); |
959 |
||
960 |
void cdqq(); |
|
961 |
||
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
962 |
void cld(); |
1066 | 963 |
|
964 |
void clflush(Address adr); |
|
965 |
||
966 |
void cmovl(Condition cc, Register dst, Register src); |
|
967 |
void cmovl(Condition cc, Register dst, Address src); |
|
968 |
||
969 |
void cmovq(Condition cc, Register dst, Register src); |
|
970 |
void cmovq(Condition cc, Register dst, Address src); |
|
971 |
||
972 |
||
973 |
void cmpb(Address dst, int imm8); |
|
974 |
||
975 |
void cmpl(Address dst, int32_t imm32); |
|
976 |
||
977 |
void cmpl(Register dst, int32_t imm32); |
|
978 |
void cmpl(Register dst, Register src); |
|
979 |
void cmpl(Register dst, Address src); |
|
980 |
||
981 |
void cmpq(Address dst, int32_t imm32); |
|
982 |
void cmpq(Address dst, Register src); |
|
983 |
||
984 |
void cmpq(Register dst, int32_t imm32); |
|
985 |
void cmpq(Register dst, Register src); |
|
986 |
void cmpq(Register dst, Address src); |
|
987 |
||
988 |
// these are dummies used to catch attempting to convert NULL to Register |
|
989 |
void cmpl(Register dst, void* junk); // dummy |
|
990 |
void cmpq(Register dst, void* junk); // dummy |
|
991 |
||
992 |
void cmpw(Address dst, int imm16); |
|
993 |
||
994 |
void cmpxchg8 (Address adr); |
|
995 |
||
27691
733f189ad1f7
8058255: Native jbyte Atomic::cmpxchg for supported x86 platforms
jwilhelm
parents:
26576
diff
changeset
|
996 |
void cmpxchgb(Register reg, Address adr); |
1066 | 997 |
void cmpxchgl(Register reg, Address adr); |
998 |
||
999 |
void cmpxchgq(Register reg, Address adr); |
|
1000 |
||
1001 |
// Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS |
|
1002 |
void comisd(XMMRegister dst, Address src); |
|
11427 | 1003 |
void comisd(XMMRegister dst, XMMRegister src); |
1066 | 1004 |
|
1005 |
// Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS |
|
1006 |
void comiss(XMMRegister dst, Address src); |
|
11427 | 1007 |
void comiss(XMMRegister dst, XMMRegister src); |
1066 | 1008 |
|
1009 |
// Identify processor type and features |
|
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
1010 |
void cpuid(); |
1066 | 1011 |
|
33066 | 1012 |
// CRC32C |
1013 |
void crc32(Register crc, Register v, int8_t sizeInBytes); |
|
1014 |
void crc32(Register crc, Address adr, int8_t sizeInBytes); |
|
1015 |
||
1066 | 1016 |
// Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value |
1017 |
void cvtsd2ss(XMMRegister dst, XMMRegister src); |
|
11427 | 1018 |
void cvtsd2ss(XMMRegister dst, Address src); |
1066 | 1019 |
|
1020 |
// Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value |
|
1021 |
void cvtsi2sdl(XMMRegister dst, Register src); |
|
11427 | 1022 |
void cvtsi2sdl(XMMRegister dst, Address src); |
1066 | 1023 |
void cvtsi2sdq(XMMRegister dst, Register src); |
11427 | 1024 |
void cvtsi2sdq(XMMRegister dst, Address src); |
1066 | 1025 |
|
1026 |
// Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value |
|
1027 |
void cvtsi2ssl(XMMRegister dst, Register src); |
|
11427 | 1028 |
void cvtsi2ssl(XMMRegister dst, Address src); |
1066 | 1029 |
void cvtsi2ssq(XMMRegister dst, Register src); |
11427 | 1030 |
void cvtsi2ssq(XMMRegister dst, Address src); |
1066 | 1031 |
|
1032 |
// Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value |
|
1033 |
void cvtdq2pd(XMMRegister dst, XMMRegister src); |
|
1034 |
||
1035 |
// Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value |
|
1036 |
void cvtdq2ps(XMMRegister dst, XMMRegister src); |
|
1037 |
||
1038 |
// Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value |
|
1039 |
void cvtss2sd(XMMRegister dst, XMMRegister src); |
|
11427 | 1040 |
void cvtss2sd(XMMRegister dst, Address src); |
1066 | 1041 |
|
1042 |
// Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer |
|
1043 |
void cvttsd2sil(Register dst, Address src); |
|
1044 |
void cvttsd2sil(Register dst, XMMRegister src); |
|
1045 |
void cvttsd2siq(Register dst, XMMRegister src); |
|
1046 |
||
1047 |
// Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer |
|
1048 |
void cvttss2sil(Register dst, XMMRegister src); |
|
1049 |
void cvttss2siq(Register dst, XMMRegister src); |
|
1050 |
||
1051 |
// Divide Scalar Double-Precision Floating-Point Values |
|
1052 |
void divsd(XMMRegister dst, Address src); |
|
1053 |
void divsd(XMMRegister dst, XMMRegister src); |
|
1054 |
||
1055 |
// Divide Scalar Single-Precision Floating-Point Values |
|
1056 |
void divss(XMMRegister dst, Address src); |
|
1057 |
void divss(XMMRegister dst, XMMRegister src); |
|
1058 |
||
1059 |
void emms(); |
|
1060 |
||
1061 |
void fabs(); |
|
1062 |
||
1063 |
void fadd(int i); |
|
1064 |
||
1065 |
void fadd_d(Address src); |
|
1066 |
void fadd_s(Address src); |
|
1067 |
||
1068 |
// "Alternate" versions of x87 instructions place result down in FPU |
|
1069 |
// stack instead of on TOS |
|
1070 |
||
1071 |
void fadda(int i); // "alternate" fadd |
|
1072 |
void faddp(int i = 1); |
|
1073 |
||
1074 |
void fchs(); |
|
1075 |
||
1076 |
void fcom(int i); |
|
1077 |
||
1078 |
void fcomp(int i = 1); |
|
1079 |
void fcomp_d(Address src); |
|
1080 |
void fcomp_s(Address src); |
|
1081 |
||
1082 |
void fcompp(); |
|
1083 |
||
1084 |
void fcos(); |
|
1085 |
||
1086 |
void fdecstp(); |
|
1087 |
||
1088 |
void fdiv(int i); |
|
1089 |
void fdiv_d(Address src); |
|
1090 |
void fdivr_s(Address src); |
|
1091 |
void fdiva(int i); // "alternate" fdiv |
|
1092 |
void fdivp(int i = 1); |
|
1093 |
||
1094 |
void fdivr(int i); |
|
1095 |
void fdivr_d(Address src); |
|
1096 |
void fdiv_s(Address src); |
|
1097 |
||
1098 |
void fdivra(int i); // "alternate" reversed fdiv |
|
1099 |
||
1100 |
void fdivrp(int i = 1); |
|
1101 |
||
1102 |
void ffree(int i = 0); |
|
1103 |
||
1104 |
void fild_d(Address adr); |
|
1105 |
void fild_s(Address adr); |
|
1106 |
||
1107 |
void fincstp(); |
|
1108 |
||
1109 |
void finit(); |
|
1110 |
||
1111 |
void fist_s (Address adr); |
|
1112 |
void fistp_d(Address adr); |
|
1113 |
void fistp_s(Address adr); |
|
1114 |
||
1115 |
void fld1(); |
|
1116 |
||
1117 |
void fld_d(Address adr); |
|
1118 |
void fld_s(Address adr); |
|
1119 |
void fld_s(int index); |
|
1120 |
void fld_x(Address adr); // extended-precision (80-bit) format |
|
1121 |
||
1122 |
void fldcw(Address src); |
|
1123 |
||
1124 |
void fldenv(Address src); |
|
1125 |
||
1126 |
void fldlg2(); |
|
1127 |
||
1128 |
void fldln2(); |
|
1129 |
||
1130 |
void fldz(); |
|
1131 |
||
1132 |
void flog(); |
|
1133 |
void flog10(); |
|
1134 |
||
1135 |
void fmul(int i); |
|
1136 |
||
1137 |
void fmul_d(Address src); |
|
1138 |
void fmul_s(Address src); |
|
1139 |
||
1140 |
void fmula(int i); // "alternate" fmul |
|
1141 |
||
1142 |
void fmulp(int i = 1); |
|
1143 |
||
1144 |
void fnsave(Address dst); |
|
1145 |
||
1146 |
void fnstcw(Address src); |
|
1147 |
||
1148 |
void fnstsw_ax(); |
|
1149 |
||
1150 |
void fprem(); |
|
1151 |
void fprem1(); |
|
1152 |
||
1153 |
void frstor(Address src); |
|
1154 |
||
1155 |
void fsin(); |
|
1156 |
||
1157 |
void fsqrt(); |
|
1158 |
||
1159 |
void fst_d(Address adr); |
|
1160 |
void fst_s(Address adr); |
|
1161 |
||
1162 |
void fstp_d(Address adr); |
|
1163 |
void fstp_d(int index); |
|
1164 |
void fstp_s(Address adr); |
|
1165 |
void fstp_x(Address adr); // extended-precision (80-bit) format |
|
1166 |
||
1167 |
void fsub(int i); |
|
1168 |
void fsub_d(Address src); |
|
1169 |
void fsub_s(Address src); |
|
1170 |
||
1171 |
void fsuba(int i); // "alternate" fsub |
|
1172 |
||
1173 |
void fsubp(int i = 1); |
|
1174 |
||
1175 |
void fsubr(int i); |
|
1176 |
void fsubr_d(Address src); |
|
1177 |
void fsubr_s(Address src); |
|
1178 |
||
1179 |
void fsubra(int i); // "alternate" reversed fsub |
|
1180 |
||
1181 |
void fsubrp(int i = 1); |
|
1182 |
||
1183 |
void ftan(); |
|
1184 |
||
1185 |
void ftst(); |
|
1186 |
||
1187 |
void fucomi(int i = 1); |
|
1188 |
void fucomip(int i = 1); |
|
1189 |
||
1190 |
void fwait(); |
|
1191 |
||
1192 |
void fxch(int i = 1); |
|
1193 |
||
1194 |
void fxrstor(Address src); |
|
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1195 |
void xrstor(Address src); |
1066 | 1196 |
|
1197 |
void fxsave(Address dst); |
|
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1198 |
void xsave(Address dst); |
1066 | 1199 |
|
1200 |
void fyl2x(); |
|
12739
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
11791
diff
changeset
|
1201 |
void frndint(); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
11791
diff
changeset
|
1202 |
void f2xm1(); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
11791
diff
changeset
|
1203 |
void fldl2e(); |
1066 | 1204 |
|
1205 |
void hlt(); |
|
1206 |
||
1207 |
void idivl(Register src); |
|
7121 | 1208 |
void divl(Register src); // Unsigned division |
1066 | 1209 |
|
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1210 |
#ifdef _LP64 |
1066 | 1211 |
void idivq(Register src); |
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1212 |
#endif |
1066 | 1213 |
|
1214 |
void imull(Register dst, Register src); |
|
1215 |
void imull(Register dst, Register src, int value); |
|
21105
47618ee96ed5
8026844: Various Math functions needs intrinsification
rbackman
parents:
18507
diff
changeset
|
1216 |
void imull(Register dst, Address src); |
1066 | 1217 |
|
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1218 |
#ifdef _LP64 |
1066 | 1219 |
void imulq(Register dst, Register src); |
1220 |
void imulq(Register dst, Register src, int value); |
|
21105
47618ee96ed5
8026844: Various Math functions needs intrinsification
rbackman
parents:
18507
diff
changeset
|
1221 |
void imulq(Register dst, Address src); |
47618ee96ed5
8026844: Various Math functions needs intrinsification
rbackman
parents:
18507
diff
changeset
|
1222 |
#endif |
1066 | 1223 |
|
1 | 1224 |
// jcc is the generic conditional branch generator to run- |
1225 |
// time routines, jcc is used for branches to labels. jcc |
|
1226 |
// takes a branch opcode (cc) and a label (L) and generates |
|
1227 |
// either a backward branch or a forward branch and links it |
|
1228 |
// to the label fixup chain. Usage: |
|
1229 |
// |
|
1230 |
// Label L; // unbound label |
|
1231 |
// jcc(cc, L); // forward branch to unbound label |
|
1232 |
// bind(L); // bind label to the current pc |
|
1233 |
// jcc(cc, L); // backward branch to bound label |
|
1234 |
// bind(L); // illegal: a label may be bound only once |
|
1235 |
// |
|
1236 |
// Note: The same Label can be used for forward and backward branches |
|
1237 |
// but it may be bound only once. |
|
1238 |
||
10264 | 1239 |
void jcc(Condition cc, Label& L, bool maybe_short = true); |
1 | 1240 |
|
1241 |
// Conditional jump to a 8-bit offset to L. |
|
1242 |
// WARNING: be very careful using this for forward jumps. If the label is |
|
1243 |
// not bound within an 8-bit offset of this instruction, a run-time error |
|
1244 |
// will occur. |
|
1245 |
void jccb(Condition cc, Label& L); |
|
1246 |
||
1066 | 1247 |
void jmp(Address entry); // pc <- entry |
1248 |
||
1249 |
// Label operations & relative jumps (PPUM Appendix D) |
|
10264 | 1250 |
void jmp(Label& L, bool maybe_short = true); // unconditional jump to L |
1066 | 1251 |
|
1252 |
void jmp(Register entry); // pc <- entry |
|
1253 |
||
1254 |
// Unconditional 8-bit offset jump to L. |
|
1255 |
// WARNING: be very careful using this for forward jumps. If the label is |
|
1256 |
// not bound within an 8-bit offset of this instruction, a run-time error |
|
1257 |
// will occur. |
|
1258 |
void jmpb(Label& L); |
|
1259 |
||
1260 |
void ldmxcsr( Address src ); |
|
1261 |
||
1262 |
void leal(Register dst, Address src); |
|
1263 |
||
1264 |
void leaq(Register dst, Address src); |
|
1265 |
||
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
1266 |
void lfence(); |
1066 | 1267 |
|
1268 |
void lock(); |
|
1269 |
||
2862
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
1270 |
void lzcntl(Register dst, Register src); |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
1271 |
|
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
1272 |
#ifdef _LP64 |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
1273 |
void lzcntq(Register dst, Register src); |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
1274 |
#endif |
fad636edf18f
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
2534
diff
changeset
|
1275 |
|
1066 | 1276 |
enum Membar_mask_bits { |
1277 |
StoreStore = 1 << 3, |
|
1278 |
LoadStore = 1 << 2, |
|
1279 |
StoreLoad = 1 << 1, |
|
1280 |
LoadLoad = 1 << 0 |
|
1281 |
}; |
|
1282 |
||
2338
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1283 |
// Serializes memory and blows flags |
1066 | 1284 |
void membar(Membar_mask_bits order_constraint) { |
2338
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1285 |
if (os::is_MP()) { |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1286 |
// We only have to handle StoreLoad |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1287 |
if (order_constraint & StoreLoad) { |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1288 |
// All usable chips support "locked" instructions which suffice |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1289 |
// as barriers, and are much faster than the alternative of |
26576
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1290 |
// using cpuid instruction. We use here a locked add [esp-C],0. |
2338
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1291 |
// This is conveniently otherwise a no-op except for blowing |
26576
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1292 |
// flags, and introducing a false dependency on target memory |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1293 |
// location. We can't do anything with flags, but we can avoid |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1294 |
// memory dependencies in the current method by locked-adding |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1295 |
// somewhere else on the stack. Doing [esp+C] will collide with |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1296 |
// something on stack in current method, hence we go for [esp-C]. |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1297 |
// It is convenient since it is almost always in data cache, for |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1298 |
// any small C. We need to step back from SP to avoid data |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1299 |
// dependencies with other things on below SP (callee-saves, for |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1300 |
// example). Without a clear way to figure out the minimal safe |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1301 |
// distance from SP, it makes sense to step back the complete |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1302 |
// cache line, as this will also avoid possible second-order effects |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1303 |
// with locked ops against the cache line. Our choice of offset |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1304 |
// is bounded by x86 operand encoding, which should stay within |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1305 |
// [-128; +127] to have the 8-byte displacement encoding. |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1306 |
// |
2338
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1307 |
// Any change to this code may need to revisit other places in |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1308 |
// the code where this idiom is used, in particular the |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1309 |
// orderAccess code. |
26576
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1310 |
|
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1311 |
int offset = -VM_Version::L1_line_size(); |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1312 |
if (offset < -128) { |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1313 |
offset = -128; |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1314 |
} |
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1315 |
|
2338
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1316 |
lock(); |
26576
a9429d24d429
8050147: StoreLoad barrier interferes with stack usages
shade
parents:
26434
diff
changeset
|
1317 |
addl(Address(rsp, offset), 0);// Assert the lock# signal here |
2338
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1318 |
} |
a8660a1b709b
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
2332
diff
changeset
|
1319 |
} |
1066 | 1320 |
} |
1321 |
||
1322 |
void mfence(); |
|
1323 |
||
1324 |
// Moves |
|
1325 |
||
1326 |
void mov64(Register dst, int64_t imm64); |
|
1327 |
||
1328 |
void movb(Address dst, Register src); |
|
1329 |
void movb(Address dst, int imm8); |
|
1330 |
void movb(Register dst, Address src); |
|
1331 |
||
33465 | 1332 |
void movddup(XMMRegister dst, XMMRegister src); |
1333 |
||
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1334 |
void kmovql(KRegister dst, KRegister src); |
30624 | 1335 |
void kmovql(KRegister dst, Register src); |
1336 |
void kmovdl(KRegister dst, Register src); |
|
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1337 |
void kmovwl(KRegister dst, Register src); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1338 |
void kmovql(Address dst, KRegister src); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1339 |
void kmovql(KRegister dst, Address src); |
30624 | 1340 |
|
1066 | 1341 |
void movdl(XMMRegister dst, Register src); |
1342 |
void movdl(Register dst, XMMRegister src); |
|
8494
4258c78226d9
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
8332
diff
changeset
|
1343 |
void movdl(XMMRegister dst, Address src); |
13104
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1344 |
void movdl(Address dst, XMMRegister src); |
1066 | 1345 |
|
1346 |
// Move Double Quadword |
|
1347 |
void movdq(XMMRegister dst, Register src); |
|
1348 |
void movdq(Register dst, XMMRegister src); |
|
1349 |
||
1350 |
// Move Aligned Double Quadword |
|
1351 |
void movdqa(XMMRegister dst, XMMRegister src); |
|
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1352 |
void movdqa(XMMRegister dst, Address src); |
1066 | 1353 |
|
1437 | 1354 |
// Move Unaligned Double Quadword |
1355 |
void movdqu(Address dst, XMMRegister src); |
|
1356 |
void movdqu(XMMRegister dst, Address src); |
|
1357 |
void movdqu(XMMRegister dst, XMMRegister src); |
|
1358 |
||
13104
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1359 |
// Move Unaligned 256bit Vector |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1360 |
void vmovdqu(Address dst, XMMRegister src); |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1361 |
void vmovdqu(XMMRegister dst, Address src); |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1362 |
void vmovdqu(XMMRegister dst, XMMRegister src); |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1363 |
|
30624 | 1364 |
// Move Unaligned 512bit Vector |
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1365 |
void evmovdqul(Address dst, XMMRegister src, int vector_len); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1366 |
void evmovdqul(XMMRegister dst, Address src, int vector_len); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1367 |
void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1368 |
void evmovdquq(Address dst, XMMRegister src, int vector_len); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1369 |
void evmovdquq(XMMRegister dst, Address src, int vector_len); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1370 |
void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len); |
30624 | 1371 |
|
13104
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1372 |
// Move lower 64bit to high 64bit in 128bit register |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1373 |
void movlhps(XMMRegister dst, XMMRegister src); |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1374 |
|
1066 | 1375 |
void movl(Register dst, int32_t imm32); |
1376 |
void movl(Address dst, int32_t imm32); |
|
1377 |
void movl(Register dst, Register src); |
|
1378 |
void movl(Register dst, Address src); |
|
1379 |
void movl(Address dst, Register src); |
|
1380 |
||
1381 |
// These dummies prevent using movl from converting a zero (like NULL) into Register |
|
1382 |
// by giving the compiler two choices it can't resolve |
|
1383 |
||
1384 |
void movl(Address dst, void* junk); |
|
1385 |
void movl(Register dst, void* junk); |
|
1386 |
||
1387 |
#ifdef _LP64 |
|
1388 |
void movq(Register dst, Register src); |
|
1389 |
void movq(Register dst, Address src); |
|
7724
a92d706dbdd5
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
7433
diff
changeset
|
1390 |
void movq(Address dst, Register src); |
1066 | 1391 |
#endif |
1392 |
||
1393 |
void movq(Address dst, MMXRegister src ); |
|
1394 |
void movq(MMXRegister dst, Address src ); |
|
1395 |
||
1396 |
#ifdef _LP64 |
|
1397 |
// These dummies prevent using movq from converting a zero (like NULL) into Register |
|
1398 |
// by giving the compiler two choices it can't resolve |
|
1399 |
||
1400 |
void movq(Address dst, void* dummy); |
|
1401 |
void movq(Register dst, void* dummy); |
|
1402 |
#endif |
|
1403 |
||
1404 |
// Move Quadword |
|
1405 |
void movq(Address dst, XMMRegister src); |
|
1406 |
void movq(XMMRegister dst, Address src); |
|
1407 |
||
1408 |
void movsbl(Register dst, Address src); |
|
1409 |
void movsbl(Register dst, Register src); |
|
1410 |
||
1411 |
#ifdef _LP64 |
|
2150 | 1412 |
void movsbq(Register dst, Address src); |
1413 |
void movsbq(Register dst, Register src); |
|
1414 |
||
1066 | 1415 |
// Move signed 32bit immediate to 64bit extending sign |
7724
a92d706dbdd5
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
7433
diff
changeset
|
1416 |
void movslq(Address dst, int32_t imm64); |
1066 | 1417 |
void movslq(Register dst, int32_t imm64); |
1418 |
||
1419 |
void movslq(Register dst, Address src); |
|
1420 |
void movslq(Register dst, Register src); |
|
1421 |
void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous |
|
1422 |
#endif |
|
1423 |
||
1424 |
void movswl(Register dst, Address src); |
|
1425 |
void movswl(Register dst, Register src); |
|
1426 |
||
2150 | 1427 |
#ifdef _LP64 |
1428 |
void movswq(Register dst, Address src); |
|
1429 |
void movswq(Register dst, Register src); |
|
1430 |
#endif |
|
1431 |
||
1066 | 1432 |
void movw(Address dst, int imm16); |
1433 |
void movw(Register dst, Address src); |
|
1434 |
void movw(Address dst, Register src); |
|
1435 |
||
1436 |
void movzbl(Register dst, Address src); |
|
1437 |
void movzbl(Register dst, Register src); |
|
1438 |
||
2150 | 1439 |
#ifdef _LP64 |
1440 |
void movzbq(Register dst, Address src); |
|
1441 |
void movzbq(Register dst, Register src); |
|
1442 |
#endif |
|
1443 |
||
1066 | 1444 |
void movzwl(Register dst, Address src); |
1445 |
void movzwl(Register dst, Register src); |
|
1446 |
||
2150 | 1447 |
#ifdef _LP64 |
1448 |
void movzwq(Register dst, Address src); |
|
1449 |
void movzwq(Register dst, Register src); |
|
1450 |
#endif |
|
1451 |
||
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1452 |
// Unsigned multiply with RAX destination register |
1066 | 1453 |
void mull(Address src); |
1454 |
void mull(Register src); |
|
1455 |
||
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1456 |
#ifdef _LP64 |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1457 |
void mulq(Address src); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1458 |
void mulq(Register src); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1459 |
void mulxq(Register dst1, Register dst2, Register src); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1460 |
#endif |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1461 |
|
1066 | 1462 |
// Multiply Scalar Double-Precision Floating-Point Values |
1463 |
void mulsd(XMMRegister dst, Address src); |
|
1464 |
void mulsd(XMMRegister dst, XMMRegister src); |
|
1465 |
||
1466 |
// Multiply Scalar Single-Precision Floating-Point Values |
|
1467 |
void mulss(XMMRegister dst, Address src); |
|
1468 |
void mulss(XMMRegister dst, XMMRegister src); |
|
1469 |
||
1470 |
void negl(Register dst); |
|
1471 |
||
1472 |
#ifdef _LP64 |
|
1473 |
void negq(Register dst); |
|
1474 |
#endif |
|
1475 |
||
1476 |
void nop(int i = 1); |
|
1477 |
||
1478 |
void notl(Register dst); |
|
1479 |
||
1480 |
#ifdef _LP64 |
|
1481 |
void notq(Register dst); |
|
1482 |
#endif |
|
1483 |
||
1484 |
void orl(Address dst, int32_t imm32); |
|
1485 |
void orl(Register dst, int32_t imm32); |
|
1486 |
void orl(Register dst, Address src); |
|
1487 |
void orl(Register dst, Register src); |
|
31129
02ee7609f0e1
8081778: Use Intel x64 CPU instructions for RSA acceleration
kvn
parents:
30624
diff
changeset
|
1488 |
void orl(Address dst, Register src); |
1066 | 1489 |
|
1490 |
void orq(Address dst, int32_t imm32); |
|
1491 |
void orq(Register dst, int32_t imm32); |
|
1492 |
void orq(Register dst, Address src); |
|
1493 |
void orq(Register dst, Register src); |
|
1494 |
||
11427 | 1495 |
// Pack with unsigned saturation |
1496 |
void packuswb(XMMRegister dst, XMMRegister src); |
|
1497 |
void packuswb(XMMRegister dst, Address src); |
|
30624 | 1498 |
void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
15242
695bb216be99
6896617: Optimize sun.nio.cs.ISO_8859_1$Encode.encodeArrayLoop() on x86
kvn
parents:
15117
diff
changeset
|
1499 |
|
695bb216be99
6896617: Optimize sun.nio.cs.ISO_8859_1$Encode.encodeArrayLoop() on x86
kvn
parents:
15117
diff
changeset
|
1500 |
// Pemutation of 64bit words |
30624 | 1501 |
void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len); |
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1502 |
void vpermq(XMMRegister dst, XMMRegister src, int imm8); |
11427 | 1503 |
|
23491 | 1504 |
void pause(); |
1505 |
||
2348 | 1506 |
// SSE4.2 string instructions |
1507 |
void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8); |
|
1508 |
void pcmpestri(XMMRegister xmm1, Address src, int imm8); |
|
1509 |
||
33628 | 1510 |
void pcmpeqw(XMMRegister dst, XMMRegister src); |
1511 |
void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1512 |
||
1513 |
void pmovmskb(Register dst, XMMRegister src); |
|
1514 |
void vpmovmskb(Register dst, XMMRegister src); |
|
1515 |
||
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1516 |
// SSE 4.1 extract |
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1517 |
void pextrd(Register dst, XMMRegister src, int imm8); |
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1518 |
void pextrq(Register dst, XMMRegister src, int imm8); |
33089 | 1519 |
// SSE 2 extract |
1520 |
void pextrw(Register dst, XMMRegister src, int imm8); |
|
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1521 |
|
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1522 |
// SSE 4.1 insert |
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1523 |
void pinsrd(XMMRegister dst, Register src, int imm8); |
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1524 |
void pinsrq(XMMRegister dst, Register src, int imm8); |
33089 | 1525 |
// SSE 2 insert |
1526 |
void pinsrw(XMMRegister dst, Register src, int imm8); |
|
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1527 |
|
11427 | 1528 |
// SSE4.1 packed move |
1529 |
void pmovzxbw(XMMRegister dst, XMMRegister src); |
|
1530 |
void pmovzxbw(XMMRegister dst, Address src); |
|
1531 |
||
33628 | 1532 |
void vpmovzxbw(XMMRegister dst, Address src); |
1533 |
||
4430 | 1534 |
#ifndef _LP64 // no 32bit push/pop on amd64 |
1066 | 1535 |
void popl(Address dst); |
4430 | 1536 |
#endif |
1066 | 1537 |
|
1538 |
#ifdef _LP64 |
|
1539 |
void popq(Address dst); |
|
1540 |
#endif |
|
1541 |
||
2255
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1542 |
void popcntl(Register dst, Address src); |
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1543 |
void popcntl(Register dst, Register src); |
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1544 |
|
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1545 |
#ifdef _LP64 |
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1546 |
void popcntq(Register dst, Address src); |
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1547 |
void popcntq(Register dst, Register src); |
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1548 |
#endif |
54abdf3e1055
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
2254
diff
changeset
|
1549 |
|
1066 | 1550 |
// Prefetches (SSE, SSE2, 3DNOW only) |
1551 |
||
1552 |
void prefetchnta(Address src); |
|
1553 |
void prefetchr(Address src); |
|
1554 |
void prefetcht0(Address src); |
|
1555 |
void prefetcht1(Address src); |
|
1556 |
void prefetcht2(Address src); |
|
1557 |
void prefetchw(Address src); |
|
1558 |
||
14132 | 1559 |
// Shuffle Bytes |
1560 |
void pshufb(XMMRegister dst, XMMRegister src); |
|
1561 |
void pshufb(XMMRegister dst, Address src); |
|
1562 |
||
1066 | 1563 |
// Shuffle Packed Doublewords |
1564 |
void pshufd(XMMRegister dst, XMMRegister src, int mode); |
|
1565 |
void pshufd(XMMRegister dst, Address src, int mode); |
|
1566 |
||
1567 |
// Shuffle Packed Low Words |
|
1568 |
void pshuflw(XMMRegister dst, XMMRegister src, int mode); |
|
1569 |
void pshuflw(XMMRegister dst, Address src, int mode); |
|
1570 |
||
8494
4258c78226d9
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
8332
diff
changeset
|
1571 |
// Shift Right by bytes Logical DoubleQuadword Immediate |
4258c78226d9
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
8332
diff
changeset
|
1572 |
void psrldq(XMMRegister dst, int shift); |
31404
63e8fcd70bfc
8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents:
31129
diff
changeset
|
1573 |
// Shift Left by bytes Logical DoubleQuadword Immediate |
63e8fcd70bfc
8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents:
31129
diff
changeset
|
1574 |
void pslldq(XMMRegister dst, int shift); |
8494
4258c78226d9
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
8332
diff
changeset
|
1575 |
|
15117
625397df6f4f
8005419: Improve intrinsics code performance on x86 by using AVX2
kvn
parents:
15115
diff
changeset
|
1576 |
// Logical Compare 128bit |
2348 | 1577 |
void ptest(XMMRegister dst, XMMRegister src); |
1578 |
void ptest(XMMRegister dst, Address src); |
|
15117
625397df6f4f
8005419: Improve intrinsics code performance on x86 by using AVX2
kvn
parents:
15115
diff
changeset
|
1579 |
// Logical Compare 256bit |
625397df6f4f
8005419: Improve intrinsics code performance on x86 by using AVX2
kvn
parents:
15115
diff
changeset
|
1580 |
void vptest(XMMRegister dst, XMMRegister src); |
625397df6f4f
8005419: Improve intrinsics code performance on x86 by using AVX2
kvn
parents:
15115
diff
changeset
|
1581 |
void vptest(XMMRegister dst, Address src); |
2348 | 1582 |
|
1066 | 1583 |
// Interleave Low Bytes |
1584 |
void punpcklbw(XMMRegister dst, XMMRegister src); |
|
11427 | 1585 |
void punpcklbw(XMMRegister dst, Address src); |
1586 |
||
1587 |
// Interleave Low Doublewords |
|
1588 |
void punpckldq(XMMRegister dst, XMMRegister src); |
|
1589 |
void punpckldq(XMMRegister dst, Address src); |
|
1066 | 1590 |
|
13294 | 1591 |
// Interleave Low Quadwords |
1592 |
void punpcklqdq(XMMRegister dst, XMMRegister src); |
|
1593 |
||
4430 | 1594 |
#ifndef _LP64 // no 32bit push/pop on amd64 |
1066 | 1595 |
void pushl(Address src); |
4430 | 1596 |
#endif |
1066 | 1597 |
|
1598 |
void pushq(Address src); |
|
1599 |
||
1600 |
void rcll(Register dst, int imm8); |
|
1601 |
||
1602 |
void rclq(Register dst, int imm8); |
|
1603 |
||
31129
02ee7609f0e1
8081778: Use Intel x64 CPU instructions for RSA acceleration
kvn
parents:
30624
diff
changeset
|
1604 |
void rcrq(Register dst, int imm8); |
02ee7609f0e1
8081778: Use Intel x64 CPU instructions for RSA acceleration
kvn
parents:
30624
diff
changeset
|
1605 |
|
33465 | 1606 |
void rcpps(XMMRegister dst, XMMRegister src); |
1607 |
||
1608 |
void rcpss(XMMRegister dst, XMMRegister src); |
|
1609 |
||
23491 | 1610 |
void rdtsc(); |
1611 |
||
1066 | 1612 |
void ret(int imm16); |
1 | 1613 |
|
26434
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1614 |
#ifdef _LP64 |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1615 |
void rorq(Register dst, int imm8); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1616 |
void rorxq(Register dst, Register src, int imm8); |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1617 |
#endif |
09ad55e5f486
8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents:
25932
diff
changeset
|
1618 |
|
1 | 1619 |
void sahf(); |
1620 |
||
1066 | 1621 |
void sarl(Register dst, int imm8); |
1622 |
void sarl(Register dst); |
|
1623 |
||
1624 |
void sarq(Register dst, int imm8); |
|
1625 |
void sarq(Register dst); |
|
1626 |
||
1627 |
void sbbl(Address dst, int32_t imm32); |
|
1628 |
void sbbl(Register dst, int32_t imm32); |
|
1629 |
void sbbl(Register dst, Address src); |
|
1630 |
void sbbl(Register dst, Register src); |
|
1631 |
||
1632 |
void sbbq(Address dst, int32_t imm32); |
|
1633 |
void sbbq(Register dst, int32_t imm32); |
|
1634 |
void sbbq(Register dst, Address src); |
|
1635 |
void sbbq(Register dst, Register src); |
|
1636 |
||
1637 |
void setb(Condition cc, Register dst); |
|
1638 |
||
1639 |
void shldl(Register dst, Register src); |
|
33066 | 1640 |
void shldl(Register dst, Register src, int8_t imm8); |
1066 | 1641 |
|
1642 |
void shll(Register dst, int imm8); |
|
1643 |
void shll(Register dst); |
|
1644 |
||
1645 |
void shlq(Register dst, int imm8); |
|
1646 |
void shlq(Register dst); |
|
1647 |
||
1648 |
void shrdl(Register dst, Register src); |
|
1649 |
||
1650 |
void shrl(Register dst, int imm8); |
|
1651 |
void shrl(Register dst); |
|
1652 |
||
1653 |
void shrq(Register dst, int imm8); |
|
1654 |
void shrq(Register dst); |
|
1655 |
||
1656 |
void smovl(); // QQQ generic? |
|
1657 |
||
1658 |
// Compute Square Root of Scalar Double-Precision Floating-Point Value |
|
1659 |
void sqrtsd(XMMRegister dst, Address src); |
|
1660 |
void sqrtsd(XMMRegister dst, XMMRegister src); |
|
1661 |
||
7433 | 1662 |
// Compute Square Root of Scalar Single-Precision Floating-Point Value |
1663 |
void sqrtss(XMMRegister dst, Address src); |
|
1664 |
void sqrtss(XMMRegister dst, XMMRegister src); |
|
1665 |
||
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
1666 |
void std(); |
1066 | 1667 |
|
1668 |
void stmxcsr( Address dst ); |
|
1669 |
||
1670 |
void subl(Address dst, int32_t imm32); |
|
1671 |
void subl(Address dst, Register src); |
|
1672 |
void subl(Register dst, int32_t imm32); |
|
1673 |
void subl(Register dst, Address src); |
|
1674 |
void subl(Register dst, Register src); |
|
1675 |
||
1676 |
void subq(Address dst, int32_t imm32); |
|
1677 |
void subq(Address dst, Register src); |
|
1678 |
void subq(Register dst, int32_t imm32); |
|
1679 |
void subq(Register dst, Address src); |
|
1680 |
void subq(Register dst, Register src); |
|
1681 |
||
11791
3be8cae67887
7125136: SIGILL on linux amd64 in gc/ArrayJuggle/Juggle29
kvn
parents:
11429
diff
changeset
|
1682 |
// Force generation of a 4 byte immediate value even if it fits into 8bit |
3be8cae67887
7125136: SIGILL on linux amd64 in gc/ArrayJuggle/Juggle29
kvn
parents:
11429
diff
changeset
|
1683 |
void subl_imm32(Register dst, int32_t imm32); |
3be8cae67887
7125136: SIGILL on linux amd64 in gc/ArrayJuggle/Juggle29
kvn
parents:
11429
diff
changeset
|
1684 |
void subq_imm32(Register dst, int32_t imm32); |
1066 | 1685 |
|
1686 |
// Subtract Scalar Double-Precision Floating-Point Values |
|
1687 |
void subsd(XMMRegister dst, Address src); |
|
1 | 1688 |
void subsd(XMMRegister dst, XMMRegister src); |
1689 |
||
1066 | 1690 |
// Subtract Scalar Single-Precision Floating-Point Values |
1691 |
void subss(XMMRegister dst, Address src); |
|
1692 |
void subss(XMMRegister dst, XMMRegister src); |
|
1693 |
||
1694 |
void testb(Register dst, int imm8); |
|
1695 |
||
1696 |
void testl(Register dst, int32_t imm32); |
|
1697 |
void testl(Register dst, Register src); |
|
1698 |
void testl(Register dst, Address src); |
|
1699 |
||
1700 |
void testq(Register dst, int32_t imm32); |
|
1701 |
void testq(Register dst, Register src); |
|
1702 |
||
23220
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
1703 |
// BMI - count trailing zeros |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
1704 |
void tzcntl(Register dst, Register src); |
fc827339dc37
8031321: Support Intel bit manipulation instructions
iveresov
parents:
21105
diff
changeset
|
1705 |
void tzcntq(Register dst, Register src); |
1066 | 1706 |
|
1707 |
// Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS |
|
1708 |
void ucomisd(XMMRegister dst, Address src); |
|
1 | 1709 |
void ucomisd(XMMRegister dst, XMMRegister src); |
1710 |
||
1066 | 1711 |
// Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS |
1712 |
void ucomiss(XMMRegister dst, Address src); |
|
1713 |
void ucomiss(XMMRegister dst, XMMRegister src); |
|
1714 |
||
23491 | 1715 |
void xabort(int8_t imm8); |
1716 |
||
1066 | 1717 |
void xaddl(Address dst, Register src); |
1718 |
||
1719 |
void xaddq(Address dst, Register src); |
|
1720 |
||
23491 | 1721 |
void xbegin(Label& abort, relocInfo::relocType rtype = relocInfo::none); |
1722 |
||
1066 | 1723 |
void xchgl(Register reg, Address adr); |
1724 |
void xchgl(Register dst, Register src); |
|
1725 |
||
1726 |
void xchgq(Register reg, Address adr); |
|
1727 |
void xchgq(Register dst, Register src); |
|
1728 |
||
23491 | 1729 |
void xend(); |
1730 |
||
11427 | 1731 |
// Get Value of Extended Control Register |
14626
0cf4eccf130f
8003240: x86: move MacroAssembler into separate file
twisti
parents:
14625
diff
changeset
|
1732 |
void xgetbv(); |
11427 | 1733 |
|
1066 | 1734 |
void xorl(Register dst, int32_t imm32); |
1735 |
void xorl(Register dst, Address src); |
|
1736 |
void xorl(Register dst, Register src); |
|
1737 |
||
1738 |
void xorq(Register dst, Address src); |
|
1739 |
void xorq(Register dst, Register src); |
|
1740 |
||
1741 |
void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0 |
|
11427 | 1742 |
|
13294 | 1743 |
// AVX 3-operands scalar instructions (encoded with VEX prefix) |
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1744 |
|
11429
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1745 |
void vaddsd(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1746 |
void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1747 |
void vaddss(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1748 |
void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1749 |
void vdivsd(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1750 |
void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1751 |
void vdivss(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1752 |
void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1753 |
void vmulsd(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1754 |
void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1755 |
void vmulss(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1756 |
void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1757 |
void vsubsd(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1758 |
void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1759 |
void vsubss(XMMRegister dst, XMMRegister nds, Address src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1760 |
void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src); |
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1761 |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1762 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1763 |
//====================VECTOR ARITHMETIC===================================== |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1764 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1765 |
// Add Packed Floating-Point Values |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1766 |
void addpd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1767 |
void addps(XMMRegister dst, XMMRegister src); |
30624 | 1768 |
void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1769 |
void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1770 |
void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1771 |
void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1772 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1773 |
// Subtract Packed Floating-Point Values |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1774 |
void subpd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1775 |
void subps(XMMRegister dst, XMMRegister src); |
30624 | 1776 |
void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1777 |
void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1778 |
void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1779 |
void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1780 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1781 |
// Multiply Packed Floating-Point Values |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1782 |
void mulpd(XMMRegister dst, XMMRegister src); |
33089 | 1783 |
void mulpd(XMMRegister dst, Address src); |
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1784 |
void mulps(XMMRegister dst, XMMRegister src); |
30624 | 1785 |
void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1786 |
void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1787 |
void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1788 |
void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1789 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1790 |
// Divide Packed Floating-Point Values |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1791 |
void divpd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1792 |
void divps(XMMRegister dst, XMMRegister src); |
30624 | 1793 |
void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1794 |
void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1795 |
void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1796 |
void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1797 |
|
32723
56534fb3d71a
8135028: support for vectorizing double precision sqrt
mcberg
parents:
31410
diff
changeset
|
1798 |
// Sqrt Packed Floating-Point Values - Double precision only |
56534fb3d71a
8135028: support for vectorizing double precision sqrt
mcberg
parents:
31410
diff
changeset
|
1799 |
void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len); |
56534fb3d71a
8135028: support for vectorizing double precision sqrt
mcberg
parents:
31410
diff
changeset
|
1800 |
void vsqrtpd(XMMRegister dst, Address src, int vector_len); |
56534fb3d71a
8135028: support for vectorizing double precision sqrt
mcberg
parents:
31410
diff
changeset
|
1801 |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1802 |
// Bitwise Logical AND of Packed Floating-Point Values |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1803 |
void andpd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1804 |
void andps(XMMRegister dst, XMMRegister src); |
30624 | 1805 |
void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1806 |
void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1807 |
void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1808 |
void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1809 |
|
33089 | 1810 |
void unpckhpd(XMMRegister dst, XMMRegister src); |
1811 |
void unpcklpd(XMMRegister dst, XMMRegister src); |
|
1812 |
||
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1813 |
// Bitwise Logical XOR of Packed Floating-Point Values |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1814 |
void xorpd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1815 |
void xorps(XMMRegister dst, XMMRegister src); |
30624 | 1816 |
void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1817 |
void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1818 |
void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1819 |
void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1820 |
|
30211 | 1821 |
// Add horizontal packed integers |
30624 | 1822 |
void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1823 |
void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
30211 | 1824 |
void phaddw(XMMRegister dst, XMMRegister src); |
1825 |
void phaddd(XMMRegister dst, XMMRegister src); |
|
1826 |
||
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1827 |
// Add packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1828 |
void paddb(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1829 |
void paddw(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1830 |
void paddd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1831 |
void paddq(XMMRegister dst, XMMRegister src); |
30624 | 1832 |
void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1833 |
void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1834 |
void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1835 |
void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1836 |
void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1837 |
void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1838 |
void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1839 |
void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1840 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1841 |
// Sub packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1842 |
void psubb(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1843 |
void psubw(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1844 |
void psubd(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1845 |
void psubq(XMMRegister dst, XMMRegister src); |
30624 | 1846 |
void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1847 |
void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1848 |
void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1849 |
void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1850 |
void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1851 |
void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1852 |
void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1853 |
void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1854 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1855 |
// Multiply packed integers (only shorts and ints) |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1856 |
void pmullw(XMMRegister dst, XMMRegister src); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1857 |
void pmulld(XMMRegister dst, XMMRegister src); |
30624 | 1858 |
void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1859 |
void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1860 |
void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
|
1861 |
void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1862 |
void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
1863 |
void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1864 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1865 |
// Shift left packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1866 |
void psllw(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1867 |
void pslld(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1868 |
void psllq(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1869 |
void psllw(XMMRegister dst, XMMRegister shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1870 |
void pslld(XMMRegister dst, XMMRegister shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1871 |
void psllq(XMMRegister dst, XMMRegister shift); |
30624 | 1872 |
void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
1873 |
void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
|
1874 |
void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
|
1875 |
void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
1876 |
void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
1877 |
void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1878 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1879 |
// Logical shift right packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1880 |
void psrlw(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1881 |
void psrld(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1882 |
void psrlq(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1883 |
void psrlw(XMMRegister dst, XMMRegister shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1884 |
void psrld(XMMRegister dst, XMMRegister shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1885 |
void psrlq(XMMRegister dst, XMMRegister shift); |
30624 | 1886 |
void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
1887 |
void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
|
1888 |
void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
|
1889 |
void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
1890 |
void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
1891 |
void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1892 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1893 |
// Arithmetic shift right packed integers (only shorts and ints, no instructions for longs) |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1894 |
void psraw(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1895 |
void psrad(XMMRegister dst, int shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1896 |
void psraw(XMMRegister dst, XMMRegister shift); |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1897 |
void psrad(XMMRegister dst, XMMRegister shift); |
30624 | 1898 |
void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
1899 |
void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len); |
|
1900 |
void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
1901 |
void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1902 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1903 |
// And packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1904 |
void pand(XMMRegister dst, XMMRegister src); |
30624 | 1905 |
void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1906 |
void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1907 |
|
33089 | 1908 |
// Andn packed integers |
1909 |
void pandn(XMMRegister dst, XMMRegister src); |
|
1910 |
||
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1911 |
// Or packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1912 |
void por(XMMRegister dst, XMMRegister src); |
30624 | 1913 |
void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1914 |
void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1915 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1916 |
// Xor packed integers |
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1917 |
void pxor(XMMRegister dst, XMMRegister src); |
30624 | 1918 |
void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len); |
1919 |
void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len); |
|
13485
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1920 |
|
6c7faa516fc6
6340864: Implement vectorization optimizations in hotspot-server
kvn
parents:
13391
diff
changeset
|
1921 |
// Copy low 128bit into high 128bit of YMM registers. |
13104
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1922 |
void vinsertf128h(XMMRegister dst, XMMRegister nds, XMMRegister src); |
13294 | 1923 |
void vinserti128h(XMMRegister dst, XMMRegister nds, XMMRegister src); |
30211 | 1924 |
void vextractf128h(XMMRegister dst, XMMRegister src); |
30624 | 1925 |
void vextracti128h(XMMRegister dst, XMMRegister src); |
13104
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1926 |
|
13883
6979b9850feb
7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents:
13743
diff
changeset
|
1927 |
// Load/store high 128bit of YMM registers which does not destroy other half. |
6979b9850feb
7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents:
13743
diff
changeset
|
1928 |
void vinsertf128h(XMMRegister dst, Address src); |
6979b9850feb
7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents:
13743
diff
changeset
|
1929 |
void vinserti128h(XMMRegister dst, Address src); |
6979b9850feb
7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents:
13743
diff
changeset
|
1930 |
void vextractf128h(Address dst, XMMRegister src); |
6979b9850feb
7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents:
13743
diff
changeset
|
1931 |
void vextracti128h(Address dst, XMMRegister src); |
6979b9850feb
7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents:
13743
diff
changeset
|
1932 |
|
30624 | 1933 |
// Copy low 256bit into high 256bit of ZMM registers. |
34162 | 1934 |
void vinserti64x4h(XMMRegister dst, XMMRegister nds, XMMRegister src, int value); |
1935 |
void vinsertf64x4h(XMMRegister dst, XMMRegister nds, XMMRegister src, int value); |
|
1936 |
void vextracti64x4h(XMMRegister dst, XMMRegister src, int value); |
|
1937 |
void vextractf64x4h(XMMRegister dst, XMMRegister src, int value); |
|
1938 |
void vextractf64x4h(Address dst, XMMRegister src, int value); |
|
1939 |
void vinsertf64x4h(XMMRegister dst, Address src, int value); |
|
30624 | 1940 |
|
1941 |
// Copy targeted 128bit segments of the ZMM registers |
|
1942 |
void vextracti64x2h(XMMRegister dst, XMMRegister src, int value); |
|
1943 |
void vextractf64x2h(XMMRegister dst, XMMRegister src, int value); |
|
1944 |
void vextractf32x4h(XMMRegister dst, XMMRegister src, int value); |
|
32727
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1945 |
void vextractf32x4h(Address dst, XMMRegister src, int value); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1946 |
void vinsertf32x4h(XMMRegister dst, XMMRegister nds, XMMRegister src, int value); |
320855c2baef
8132160: support for AVX 512 call frames and stack management
mcberg
parents:
32723
diff
changeset
|
1947 |
void vinsertf32x4h(XMMRegister dst, Address src, int value); |
30624 | 1948 |
|
15115
f8ef87f6f07f
8005544: Use 256bit YMM registers in arraycopy stubs on x86
kvn
parents:
15114
diff
changeset
|
1949 |
// duplicate 4-bytes integer data from src into 8 locations in dest |
f8ef87f6f07f
8005544: Use 256bit YMM registers in arraycopy stubs on x86
kvn
parents:
15114
diff
changeset
|
1950 |
void vpbroadcastd(XMMRegister dst, XMMRegister src); |
f8ef87f6f07f
8005544: Use 256bit YMM registers in arraycopy stubs on x86
kvn
parents:
15114
diff
changeset
|
1951 |
|
33628 | 1952 |
// duplicate 2-bytes integer data from src into 16 locations in dest |
1953 |
void vpbroadcastw(XMMRegister dst, XMMRegister src); |
|
1954 |
||
31410 | 1955 |
// duplicate n-bytes integer data from src into vector_len locations in dest |
1956 |
void evpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len); |
|
1957 |
void evpbroadcastb(XMMRegister dst, Address src, int vector_len); |
|
1958 |
void evpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len); |
|
1959 |
void evpbroadcastw(XMMRegister dst, Address src, int vector_len); |
|
30624 | 1960 |
void evpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len); |
31410 | 1961 |
void evpbroadcastd(XMMRegister dst, Address src, int vector_len); |
1962 |
void evpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len); |
|
1963 |
void evpbroadcastq(XMMRegister dst, Address src, int vector_len); |
|
1964 |
||
1965 |
void evpbroadcastss(XMMRegister dst, XMMRegister src, int vector_len); |
|
1966 |
void evpbroadcastss(XMMRegister dst, Address src, int vector_len); |
|
1967 |
void evpbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len); |
|
1968 |
void evpbroadcastsd(XMMRegister dst, Address src, int vector_len); |
|
1969 |
||
1970 |
void evpbroadcastb(XMMRegister dst, Register src, int vector_len); |
|
1971 |
void evpbroadcastw(XMMRegister dst, Register src, int vector_len); |
|
1972 |
void evpbroadcastd(XMMRegister dst, Register src, int vector_len); |
|
1973 |
void evpbroadcastq(XMMRegister dst, Register src, int vector_len); |
|
30624 | 1974 |
|
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1975 |
// Carry-Less Multiplication Quadword |
25932
15d133edd8f6
8052081: Optimize generated by C2 code for Intel's Atom processor
kvn
parents:
23491
diff
changeset
|
1976 |
void pclmulqdq(XMMRegister dst, XMMRegister src, int mask); |
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1977 |
void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask); |
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
15436
diff
changeset
|
1978 |
|
13104
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1979 |
// AVX instruction which is used to clear upper 128 bits of YMM registers and |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1980 |
// to avoid transaction penalty between AVX and SSE states. There is no |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1981 |
// penalty if legacy SSE instructions are encoded using VEX prefix because |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1982 |
// they always clear upper 128 bits. It should be used before calling |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1983 |
// runtime code and native libraries. |
657b387034fb
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
12955
diff
changeset
|
1984 |
void vzeroupper(); |
11429
e894217a5d94
7121648: Use 3-operands SIMD instructions on x86 with AVX
kvn
parents:
11427
diff
changeset
|
1985 |
|
33469
30f4811eded0
8139340: SuperWord enhancement to support vector conditional move (CMovVD) on Intel AVX cpu
iveresov
parents:
33465
diff
changeset
|
1986 |
// AVX support for vectorized conditional move (double). The following two instructions used only coupled. |
30f4811eded0
8139340: SuperWord enhancement to support vector conditional move (CMovVD) on Intel AVX cpu
iveresov
parents:
33465
diff
changeset
|
1987 |
void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len); |
30f4811eded0
8139340: SuperWord enhancement to support vector conditional move (CMovVD) on Intel AVX cpu
iveresov
parents:
33465
diff
changeset
|
1988 |
void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len); |
30f4811eded0
8139340: SuperWord enhancement to support vector conditional move (CMovVD) on Intel AVX cpu
iveresov
parents:
33465
diff
changeset
|
1989 |
|
30f4811eded0
8139340: SuperWord enhancement to support vector conditional move (CMovVD) on Intel AVX cpu
iveresov
parents:
33465
diff
changeset
|
1990 |
|
11427 | 1991 |
protected: |
1992 |
// Next instructions require address alignment 16 bytes SSE mode. |
|
1993 |
// They should be called only from corresponding MacroAssembler instructions. |
|
1994 |
void andpd(XMMRegister dst, Address src); |
|
1995 |
void andps(XMMRegister dst, Address src); |
|
1996 |
void xorpd(XMMRegister dst, Address src); |
|
1997 |
void xorps(XMMRegister dst, Address src); |
|
1998 |
||
1 | 1999 |
}; |
2000 |
||
34162 | 2001 |
// The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions. |
2002 |
// Specific set functions are for specialized use, else defaults or whatever was supplied to object construction |
|
2003 |
// are applied. |
|
2004 |
class InstructionAttr { |
|
2005 |
public: |
|
2006 |
InstructionAttr( |
|
2007 |
int vector_len, |
|
2008 |
bool rex_vex_w, |
|
2009 |
bool legacy_mode, |
|
2010 |
bool no_reg_mask, |
|
2011 |
bool uses_vl) |
|
2012 |
: |
|
2013 |
_avx_vector_len(vector_len), |
|
2014 |
_rex_vex_w(rex_vex_w), |
|
2015 |
_legacy_mode(legacy_mode), |
|
2016 |
_no_reg_mask(no_reg_mask), |
|
2017 |
_uses_vl(uses_vl), |
|
2018 |
_tuple_type(Assembler::EVEX_ETUP), |
|
2019 |
_input_size_in_bits(Assembler::EVEX_NObit), |
|
2020 |
_is_evex_instruction(false), |
|
2021 |
_evex_encoding(0), |
|
2022 |
_is_clear_context(false), |
|
2023 |
_is_extended_context(false), |
|
2024 |
_current_assembler(NULL) { |
|
2025 |
if (UseAVX < 3) _legacy_mode = true; |
|
2026 |
} |
|
2027 |
||
2028 |
~InstructionAttr() { |
|
2029 |
if (_current_assembler != NULL) { |
|
2030 |
_current_assembler->clear_attributes(); |
|
2031 |
} |
|
2032 |
_current_assembler = NULL; |
|
2033 |
} |
|
2034 |
||
2035 |
private: |
|
2036 |
int _avx_vector_len; |
|
2037 |
bool _rex_vex_w; |
|
2038 |
bool _legacy_mode; |
|
2039 |
bool _no_reg_mask; |
|
2040 |
bool _uses_vl; |
|
2041 |
int _tuple_type; |
|
2042 |
int _input_size_in_bits; |
|
2043 |
bool _is_evex_instruction; |
|
2044 |
int _evex_encoding; |
|
2045 |
bool _is_clear_context; |
|
2046 |
bool _is_extended_context; |
|
2047 |
||
2048 |
Assembler *_current_assembler; |
|
2049 |
||
2050 |
public: |
|
2051 |
// query functions for field accessors |
|
2052 |
int get_vector_len(void) const { return _avx_vector_len; } |
|
2053 |
bool is_rex_vex_w(void) const { return _rex_vex_w; } |
|
2054 |
bool is_legacy_mode(void) const { return _legacy_mode; } |
|
2055 |
bool is_no_reg_mask(void) const { return _no_reg_mask; } |
|
2056 |
bool uses_vl(void) const { return _uses_vl; } |
|
2057 |
int get_tuple_type(void) const { return _tuple_type; } |
|
2058 |
int get_input_size(void) const { return _input_size_in_bits; } |
|
2059 |
int is_evex_instruction(void) const { return _is_evex_instruction; } |
|
2060 |
int get_evex_encoding(void) const { return _evex_encoding; } |
|
2061 |
bool is_clear_context(void) const { return _is_clear_context; } |
|
2062 |
bool is_extended_context(void) const { return _is_extended_context; } |
|
2063 |
||
2064 |
// Set the vector len manually |
|
2065 |
void set_vector_len(int vector_len) { _avx_vector_len = vector_len; } |
|
2066 |
||
2067 |
// Set the instruction to be encoded in AVX mode |
|
2068 |
void set_is_legacy_mode(void) { _legacy_mode = true; } |
|
2069 |
||
2070 |
// Set the current instuction to be encoded as an EVEX instuction |
|
2071 |
void set_is_evex_instruction(void) { _is_evex_instruction = true; } |
|
2072 |
||
2073 |
// Internal encoding data used in compressed immediate offset programming |
|
2074 |
void set_evex_encoding(int value) { _evex_encoding = value; } |
|
2075 |
||
2076 |
// Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components |
|
2077 |
void set_is_clear_context(void) { _is_clear_context = true; } |
|
2078 |
||
2079 |
// Map back to current asembler so that we can manage object level assocation |
|
2080 |
void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; } |
|
2081 |
||
2082 |
// Address modifiers used for compressed displacement calculation |
|
2083 |
void set_address_attributes(int tuple_type, int input_size_in_bits) { |
|
2084 |
if (VM_Version::supports_evex()) { |
|
2085 |
_tuple_type = tuple_type; |
|
2086 |
_input_size_in_bits = input_size_in_bits; |
|
2087 |
} |
|
2088 |
} |
|
2089 |
||
2090 |
}; |
|
2091 |
||
7397 | 2092 |
#endif // CPU_X86_VM_ASSEMBLER_X86_HPP |