src/hotspot/share/opto/chaitin.cpp
author redestad
Thu, 14 Nov 2019 15:24:35 +0100
changeset 59081 95a99e617f28
parent 58962 2dcfc28a314d
permissions -rw-r--r--
8234003: Improve IndexSet iteration Reviewed-by: neliasso, thartmann
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
54669
ad45b3802d4e 8220623: [JVMCI] Update JVMCI to support JVMCI based Compiler compiled into shared library
kvn
parents: 53487
diff changeset
     2
 * Copyright (c) 2000, 2019, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 4015
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 4015
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 4015
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    25
#include "precompiled.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    26
#include "compiler/compileLog.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    27
#include "compiler/oopMap.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    28
#include "memory/allocation.inline.hpp"
37248
11a660dbbb8e 8132524: Missing includes to resourceArea.hpp
jprovino
parents: 33451
diff changeset
    29
#include "memory/resourceArea.hpp"
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    30
#include "opto/addnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    31
#include "opto/block.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    32
#include "opto/callnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    33
#include "opto/cfgnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    34
#include "opto/chaitin.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    35
#include "opto/coalesce.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    36
#include "opto/connode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    37
#include "opto/idealGraphPrinter.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    38
#include "opto/indexSet.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    39
#include "opto/machnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    40
#include "opto/memnode.hpp"
23528
8f1a7f5e8066 8001532: C2 node files refactoring
morris
parents: 22915
diff changeset
    41
#include "opto/movenode.hpp"
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    42
#include "opto/opcodes.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6180
diff changeset
    43
#include "opto/rootnode.hpp"
46625
edefffab74e2 8183552: Move align functions to align.hpp
stefank
parents: 46620
diff changeset
    44
#include "utilities/align.hpp"
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
#ifndef PRODUCT
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
    47
void LRG::dump() const {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
  ttyLocker ttyl;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
  tty->print("%d ",num_regs());
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
  _mask.dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
  if( _msize_valid ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
    if( mask_size() == compute_mask_size() ) tty->print(", #%d ",_mask_size);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
    else tty->print(", #!!!_%d_vs_%d ",_mask_size,_mask.Size());
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
    tty->print(", #?(%d) ",_mask.Size());
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
  tty->print("EffDeg: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
  if( _degree_valid ) tty->print( "%d ", _eff_degree );
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
  else tty->print("? ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
1057
44220ef9a775 6732194: Data corruption dependent on -server/-client/-Xbatch
never
parents: 670
diff changeset
    62
  if( is_multidef() ) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
    tty->print("MultiDef ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
    if (_defs != NULL) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
      tty->print("(");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
      for (int i = 0; i < _defs->length(); i++) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
        tty->print("N%d ", _defs->at(i)->_idx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    69
      tty->print(") ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    71
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
  else if( _def == 0 ) tty->print("Dead ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
  else tty->print("Def: N%d ",_def->_idx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
489c9b5090e2 Initial load
duke
parents:
diff changeset
    75
  tty->print("Cost:%4.2g Area:%4.2g Score:%4.2g ",_cost,_area, score());
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
  // Flags
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
  if( _is_oop ) tty->print("Oop ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
  if( _is_float ) tty->print("Float ");
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
    79
  if( _is_vector ) tty->print("Vector ");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
  if( _was_spilled1 ) tty->print("Spilled ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
  if( _was_spilled2 ) tty->print("Spilled2 ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
  if( _direct_conflict ) tty->print("Direct_conflict ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
  if( _fat_proj ) tty->print("Fat ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
  if( _was_lo ) tty->print("Lo ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
  if( _has_copy ) tty->print("Copy ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    86
  if( _at_risk ) tty->print("Risk ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    87
489c9b5090e2 Initial load
duke
parents:
diff changeset
    88
  if( _must_spill ) tty->print("Must_spill ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    89
  if( _is_bound ) tty->print("Bound ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    90
  if( _msize_valid ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    91
    if( _degree_valid && lo_degree() ) tty->print("Trivial ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    92
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    93
489c9b5090e2 Initial load
duke
parents:
diff changeset
    94
  tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    95
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    96
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    97
489c9b5090e2 Initial load
duke
parents:
diff changeset
    98
// Compute score from cost and area.  Low score is best to spill.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    99
static double raw_score( double cost, double area ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   100
  return cost - (area*RegisterCostAreaRatio) * 1.52588e-5;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   101
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   102
489c9b5090e2 Initial load
duke
parents:
diff changeset
   103
double LRG::score() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   104
  // Scale _area by RegisterCostAreaRatio/64K then subtract from cost.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   105
  // Bigger area lowers score, encourages spilling this live range.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   106
  // Bigger cost raise score, prevents spilling this live range.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   107
  // (Note: 1/65536 is the magic constant below; I dont trust the C optimizer
489c9b5090e2 Initial load
duke
parents:
diff changeset
   108
  // to turn a divide by a constant into a multiply by the reciprical).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   109
  double score = raw_score( _cost, _area);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   110
489c9b5090e2 Initial load
duke
parents:
diff changeset
   111
  // Account for area.  Basically, LRGs covering large areas are better
489c9b5090e2 Initial load
duke
parents:
diff changeset
   112
  // to spill because more other LRGs get freed up.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   113
  if( _area == 0.0 )            // No area?  Then no progress to spill
489c9b5090e2 Initial load
duke
parents:
diff changeset
   114
    return 1e35;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   115
489c9b5090e2 Initial load
duke
parents:
diff changeset
   116
  if( _was_spilled2 )           // If spilled once before, we are unlikely
489c9b5090e2 Initial load
duke
parents:
diff changeset
   117
    return score + 1e30;        // to make progress again.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   118
489c9b5090e2 Initial load
duke
parents:
diff changeset
   119
  if( _cost >= _area*3.0 )      // Tiny area relative to cost
489c9b5090e2 Initial load
duke
parents:
diff changeset
   120
    return score + 1e17;        // Probably no progress to spill
489c9b5090e2 Initial load
duke
parents:
diff changeset
   121
489c9b5090e2 Initial load
duke
parents:
diff changeset
   122
  if( (_cost+_cost) >= _area*3.0 ) // Small area relative to cost
489c9b5090e2 Initial load
duke
parents:
diff changeset
   123
    return score + 1e10;        // Likely no progress to spill
489c9b5090e2 Initial load
duke
parents:
diff changeset
   124
489c9b5090e2 Initial load
duke
parents:
diff changeset
   125
  return score;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   126
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   127
489c9b5090e2 Initial load
duke
parents:
diff changeset
   128
#define NUMBUCKS 3
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   130
// Straight out of Tarjan's union-find algorithm
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   131
uint LiveRangeMap::find_compress(uint lrg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   132
  uint cur = lrg;
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   133
  uint next = _uf_map.at(cur);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   134
  while (next != cur) { // Scan chain of equivalences
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   135
    assert( next < cur, "always union smaller");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   136
    cur = next; // until find a fixed-point
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   137
    next = _uf_map.at(cur);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   138
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   139
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   140
  // Core of union-find algorithm: update chain of
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   141
  // equivalences to be equal to the root.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   142
  while (lrg != next) {
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   143
    uint tmp = _uf_map.at(lrg);
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   144
    _uf_map.at_put(lrg, next);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   145
    lrg = tmp;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   146
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   147
  return lrg;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   148
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   149
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   150
// Reset the Union-Find map to identity
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   151
void LiveRangeMap::reset_uf_map(uint max_lrg_id) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   152
  _max_lrg_id= max_lrg_id;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   153
  // Force the Union-Find mapping to be at least this large
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   154
  _uf_map.at_put_grow(_max_lrg_id, 0);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   155
  // Initialize it to be the ID mapping.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   156
  for (uint i = 0; i < _max_lrg_id; ++i) {
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   157
    _uf_map.at_put(i, i);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   158
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   159
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   160
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   161
// Make all Nodes map directly to their final live range; no need for
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   162
// the Union-Find mapping after this call.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   163
void LiveRangeMap::compress_uf_map_for_nodes() {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   164
  // For all Nodes, compress mapping
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   165
  uint unique = _names.length();
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   166
  for (uint i = 0; i < unique; ++i) {
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   167
    uint lrg = _names.at(i);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   168
    uint compressed_lrg = find(lrg);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   169
    if (lrg != compressed_lrg) {
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   170
      _names.at_put(i, compressed_lrg);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   171
    }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   172
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   173
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   174
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   175
// Like Find above, but no path compress, so bad asymptotic behavior
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   176
uint LiveRangeMap::find_const(uint lrg) const {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   177
  if (!lrg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   178
    return lrg; // Ignore the zero LRG
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   179
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   180
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   181
  // Off the end?  This happens during debugging dumps when you got
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   182
  // brand new live ranges but have not told the allocator yet.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   183
  if (lrg >= _max_lrg_id) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   184
    return lrg;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   185
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   186
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   187
  uint next = _uf_map.at(lrg);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   188
  while (next != lrg) { // Scan chain of equivalences
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   189
    assert(next < lrg, "always union smaller");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   190
    lrg = next; // until find a fixed-point
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   191
    next = _uf_map.at(lrg);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   192
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   193
  return next;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   194
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   195
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   196
PhaseChaitin::PhaseChaitin(uint unique, PhaseCFG &cfg, Matcher &matcher, bool scheduling_info_generated)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   197
  : PhaseRegAlloc(unique, cfg, matcher,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   198
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   199
       print_chaitin_statistics
489c9b5090e2 Initial load
duke
parents:
diff changeset
   200
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   201
       NULL
489c9b5090e2 Initial load
duke
parents:
diff changeset
   202
#endif
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   203
       )
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   204
  , _live(0)
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   205
  , _spilled_once(Thread::current()->resource_area())
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   206
  , _spilled_twice(Thread::current()->resource_area())
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   207
  , _lo_degree(0), _lo_stk_degree(0), _hi_degree(0), _simplified(0)
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   208
  , _oldphi(unique)
51333
f6641fcf7b7e 8208670: Compiler changes to allow enabling -Wreorder
tschatzl
parents: 47537
diff changeset
   209
#ifndef PRODUCT
f6641fcf7b7e 8208670: Compiler changes to allow enabling -Wreorder
tschatzl
parents: 47537
diff changeset
   210
  , _trace_spilling(C->directive()->TraceSpillingOption)
f6641fcf7b7e 8208670: Compiler changes to allow enabling -Wreorder
tschatzl
parents: 47537
diff changeset
   211
#endif
f6641fcf7b7e 8208670: Compiler changes to allow enabling -Wreorder
tschatzl
parents: 47537
diff changeset
   212
  , _lrg_map(Thread::current()->resource_area(), unique)
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   213
  , _scheduling_info_generated(scheduling_info_generated)
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   214
  , _sched_int_pressure(0, INTPRESSURE)
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   215
  , _sched_float_pressure(0, FLOATPRESSURE)
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   216
  , _scratch_int_pressure(0, INTPRESSURE)
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   217
  , _scratch_float_pressure(0, FLOATPRESSURE)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   218
{
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   219
  Compile::TracePhase tp("ctorChaitin", &timers[_t_ctorChaitin]);
2340
cb47f8209cd8 6810845: Performance regression in mpegaudio on x64
kvn
parents: 2154
diff changeset
   220
22915
231c85af5482 8033260: assert(lrg._area >= 0.0) failed: negative spill area
adlertz
parents: 22914
diff changeset
   221
  _high_frequency_lrg = MIN2(double(OPTO_LRG_HIGH_FREQ), _cfg.get_outer_loop_frequency());
2340
cb47f8209cd8 6810845: Performance regression in mpegaudio on x64
kvn
parents: 2154
diff changeset
   222
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   223
  // Build a list of basic blocks, sorted by frequency
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   224
  _blks = NEW_RESOURCE_ARRAY(Block *, _cfg.number_of_blocks());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   225
  // Experiment with sorting strategies to speed compilation
489c9b5090e2 Initial load
duke
parents:
diff changeset
   226
  double  cutoff = BLOCK_FREQUENCY(1.0); // Cutoff for high frequency bucket
489c9b5090e2 Initial load
duke
parents:
diff changeset
   227
  Block **buckets[NUMBUCKS];             // Array of buckets
489c9b5090e2 Initial load
duke
parents:
diff changeset
   228
  uint    buckcnt[NUMBUCKS];             // Array of bucket counters
489c9b5090e2 Initial load
duke
parents:
diff changeset
   229
  double  buckval[NUMBUCKS];             // Array of bucket value cutoffs
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   230
  for (uint i = 0; i < NUMBUCKS; i++) {
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   231
    buckets[i] = NEW_RESOURCE_ARRAY(Block *, _cfg.number_of_blocks());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   232
    buckcnt[i] = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   233
    // Bump by three orders of magnitude each time
489c9b5090e2 Initial load
duke
parents:
diff changeset
   234
    cutoff *= 0.001;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   235
    buckval[i] = cutoff;
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   236
    for (uint j = 0; j < _cfg.number_of_blocks(); j++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   237
      buckets[i][j] = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   238
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   239
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   240
  // Sort blocks into buckets
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   241
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   242
    for (uint j = 0; j < NUMBUCKS; j++) {
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   243
      if ((j == NUMBUCKS - 1) || (_cfg.get_block(i)->_freq > buckval[j])) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   244
        // Assign block to end of list for appropriate bucket
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   245
        buckets[j][buckcnt[j]++] = _cfg.get_block(i);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   246
        break; // kick out of inner loop
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   247
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   248
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   249
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   250
  // Dump buckets into final block array
489c9b5090e2 Initial load
duke
parents:
diff changeset
   251
  uint blkcnt = 0;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   252
  for (uint i = 0; i < NUMBUCKS; i++) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   253
    for (uint j = 0; j < buckcnt[i]; j++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   254
      _blks[blkcnt++] = buckets[i][j];
489c9b5090e2 Initial load
duke
parents:
diff changeset
   255
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   256
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   257
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   258
  assert(blkcnt == _cfg.number_of_blocks(), "Block array not totally filled");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   259
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   260
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   261
// union 2 sets together.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   262
void PhaseChaitin::Union( const Node *src_n, const Node *dst_n ) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   263
  uint src = _lrg_map.find(src_n);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   264
  uint dst = _lrg_map.find(dst_n);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   265
  assert(src, "");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   266
  assert(dst, "");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   267
  assert(src < _lrg_map.max_lrg_id(), "oob");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   268
  assert(dst < _lrg_map.max_lrg_id(), "oob");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   269
  assert(src < dst, "always union smaller");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   270
  _lrg_map.uf_map(dst, src);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   271
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   272
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   273
void PhaseChaitin::new_lrg(const Node *x, uint lrg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   274
  // Make the Node->LRG mapping
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   275
  _lrg_map.extend(x->_idx,lrg);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   276
  // Make the Union-Find mapping an identity function
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   277
  _lrg_map.uf_extend(lrg, lrg);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   278
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   279
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   280
19334
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   281
int PhaseChaitin::clone_projs(Block* b, uint idx, Node* orig, Node* copy, uint& max_lrg_id) {
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   282
  assert(b->find_node(copy) == (idx - 1), "incorrect insert index for copy kill projections");
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   283
  DEBUG_ONLY( Block* borig = _cfg.get_block_for_node(orig); )
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   284
  int found_projs = 0;
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   285
  uint cnt = orig->outcnt();
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   286
  for (uint i = 0; i < cnt; i++) {
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   287
    Node* proj = orig->raw_out(i);
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   288
    if (proj->is_MachProj()) {
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   289
      assert(proj->outcnt() == 0, "only kill projections are expected here");
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   290
      assert(_cfg.get_block_for_node(proj) == borig, "incorrect block for kill projections");
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   291
      found_projs++;
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   292
      // Copy kill projections after the cloned node
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   293
      Node* kills = proj->clone();
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   294
      kills->set_req(0, copy);
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
   295
      b->insert_node(kills, idx++);
19334
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   296
      _cfg.map_node_to_block(kills, b);
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   297
      new_lrg(kills, max_lrg_id++);
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   298
    }
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   299
  }
19334
3aa9ca404965 8021898: Broken JIT compiler optimization for loop unswitching
kvn
parents: 19330
diff changeset
   300
  return found_projs;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   301
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   302
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   303
// Renumber the live ranges to compact them.  Makes the IFG smaller.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   304
void PhaseChaitin::compact() {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   305
  Compile::TracePhase tp("chaitinCompact", &timers[_t_chaitinCompact]);
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   306
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   307
  // Current the _uf_map contains a series of short chains which are headed
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   308
  // by a self-cycle.  All the chains run from big numbers to little numbers.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   309
  // The Find() call chases the chains & shortens them for the next Find call.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   310
  // We are going to change this structure slightly.  Numbers above a moving
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   311
  // wave 'i' are unchanged.  Numbers below 'j' point directly to their
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   312
  // compacted live range with no further chaining.  There are no chains or
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   313
  // cycles below 'i', so the Find call no longer works.
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   314
  uint j=1;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   315
  uint i;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   316
  for (i = 1; i < _lrg_map.max_lrg_id(); i++) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   317
    uint lr = _lrg_map.uf_live_range_id(i);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   318
    // Ignore unallocated live ranges
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   319
    if (!lr) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   320
      continue;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   321
    }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   322
    assert(lr <= i, "");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   323
    _lrg_map.uf_map(i, ( lr == i ) ? j++ : _lrg_map.uf_live_range_id(lr));
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   324
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   325
  // Now change the Node->LR mapping to reflect the compacted names
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   326
  uint unique = _lrg_map.size();
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   327
  for (i = 0; i < unique; i++) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   328
    uint lrg_id = _lrg_map.live_range_id(i);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   329
    _lrg_map.map(i, _lrg_map.uf_live_range_id(lrg_id));
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   330
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   331
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   332
  // Reset the Union-Find mapping
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   333
  _lrg_map.reset_uf_map(j);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   334
}
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   335
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   336
void PhaseChaitin::Register_Allocate() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   337
489c9b5090e2 Initial load
duke
parents:
diff changeset
   338
  // Above the OLD FP (and in registers) are the incoming arguments.  Stack
489c9b5090e2 Initial load
duke
parents:
diff changeset
   339
  // slots in this area are called "arg_slots".  Above the NEW FP (and in
489c9b5090e2 Initial load
duke
parents:
diff changeset
   340
  // registers) is the outgoing argument area; above that is the spill/temp
489c9b5090e2 Initial load
duke
parents:
diff changeset
   341
  // area.  These are all "frame_slots".  Arg_slots start at the zero
489c9b5090e2 Initial load
duke
parents:
diff changeset
   342
  // stack_slots and count up to the known arg_size.  Frame_slots start at
489c9b5090e2 Initial load
duke
parents:
diff changeset
   343
  // the stack_slot #arg_size and go up.  After allocation I map stack
489c9b5090e2 Initial load
duke
parents:
diff changeset
   344
  // slots to actual offsets.  Stack-slots in the arg_slot area are biased
489c9b5090e2 Initial load
duke
parents:
diff changeset
   345
  // by the frame_size; stack-slots in the frame_slot area are biased by 0.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   346
489c9b5090e2 Initial load
duke
parents:
diff changeset
   347
  _trip_cnt = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   348
  _alternate = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   349
  _matcher._allocation_started = true;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   350
47537
5390057a4489 8187629: NMT: Memory miscounting in compiler (C2)
zgu
parents: 47216
diff changeset
   351
  ResourceArea split_arena(mtCompiler);     // Arena for Split local resources
5390057a4489 8187629: NMT: Memory miscounting in compiler (C2)
zgu
parents: 47216
diff changeset
   352
  ResourceArea live_arena(mtCompiler);      // Arena for liveness & IFG info
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   353
  ResourceMark rm(&live_arena);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   354
489c9b5090e2 Initial load
duke
parents:
diff changeset
   355
  // Need live-ness for the IFG; need the IFG for coalescing.  If the
489c9b5090e2 Initial load
duke
parents:
diff changeset
   356
  // liveness is JUST for coalescing, then I can get some mileage by renaming
489c9b5090e2 Initial load
duke
parents:
diff changeset
   357
  // all copy-related live ranges low and then using the max copy-related
489c9b5090e2 Initial load
duke
parents:
diff changeset
   358
  // live range as a cut-off for LIVE and the IFG.  In other words, I can
489c9b5090e2 Initial load
duke
parents:
diff changeset
   359
  // build a subset of LIVE and IFG just for copies.
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   360
  PhaseLive live(_cfg, _lrg_map.names(), &live_arena, false);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   361
489c9b5090e2 Initial load
duke
parents:
diff changeset
   362
  // Need IFG for coalescing and coloring
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   363
  PhaseIFG ifg(&live_arena);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   364
  _ifg = &ifg;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   365
489c9b5090e2 Initial load
duke
parents:
diff changeset
   366
  // Come out of SSA world to the Named world.  Assign (virtual) registers to
489c9b5090e2 Initial load
duke
parents:
diff changeset
   367
  // Nodes.  Use the same register for all inputs and the output of PhiNodes
489c9b5090e2 Initial load
duke
parents:
diff changeset
   368
  // - effectively ending SSA form.  This requires either coalescing live
489c9b5090e2 Initial load
duke
parents:
diff changeset
   369
  // ranges or inserting copies.  For the moment, we insert "virtual copies"
489c9b5090e2 Initial load
duke
parents:
diff changeset
   370
  // - we pretend there is a copy prior to each Phi in predecessor blocks.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   371
  // We will attempt to coalesce such "virtual copies" before we manifest
489c9b5090e2 Initial load
duke
parents:
diff changeset
   372
  // them for real.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   373
  de_ssa();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   374
2030
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   375
#ifdef ASSERT
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   376
  // Veify the graph before RA.
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   377
  verify(&live_arena);
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   378
#endif
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   379
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   380
  {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   381
    Compile::TracePhase tp("computeLive", &timers[_t_computeLive]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   382
    _live = NULL;                 // Mark live as being not available
489c9b5090e2 Initial load
duke
parents:
diff changeset
   383
    rm.reset_to_mark();           // Reclaim working storage
489c9b5090e2 Initial load
duke
parents:
diff changeset
   384
    IndexSet::reset_memory(C, &live_arena);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   385
    ifg.init(_lrg_map.max_lrg_id()); // Empty IFG
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   386
    gather_lrg_masks( false );    // Collect LRG masks
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   387
    live.compute(_lrg_map.max_lrg_id()); // Compute liveness
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   388
    _live = &live;                // Mark LIVE as being available
489c9b5090e2 Initial load
duke
parents:
diff changeset
   389
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   390
489c9b5090e2 Initial load
duke
parents:
diff changeset
   391
  // Base pointers are currently "used" by instructions which define new
489c9b5090e2 Initial load
duke
parents:
diff changeset
   392
  // derived pointers.  This makes base pointers live up to the where the
489c9b5090e2 Initial load
duke
parents:
diff changeset
   393
  // derived pointer is made, but not beyond.  Really, they need to be live
489c9b5090e2 Initial load
duke
parents:
diff changeset
   394
  // across any GC point where the derived value is live.  So this code looks
489c9b5090e2 Initial load
duke
parents:
diff changeset
   395
  // at all the GC points, and "stretches" the live range of any base pointer
489c9b5090e2 Initial load
duke
parents:
diff changeset
   396
  // to the GC point.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   397
  if (stretch_base_pointer_live_ranges(&live_arena)) {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   398
    Compile::TracePhase tp("computeLive (sbplr)", &timers[_t_computeLive]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   399
    // Since some live range stretched, I need to recompute live
489c9b5090e2 Initial load
duke
parents:
diff changeset
   400
    _live = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   401
    rm.reset_to_mark();         // Reclaim working storage
489c9b5090e2 Initial load
duke
parents:
diff changeset
   402
    IndexSet::reset_memory(C, &live_arena);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   403
    ifg.init(_lrg_map.max_lrg_id());
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   404
    gather_lrg_masks(false);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   405
    live.compute(_lrg_map.max_lrg_id());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   406
    _live = &live;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   407
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   408
  // Create the interference graph using virtual copies
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   409
  build_ifg_virtual();  // Include stack slots this time
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   410
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   411
  // The IFG is/was triangular.  I am 'squaring it up' so Union can run
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   412
  // faster.  Union requires a 'for all' operation which is slow on the
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   413
  // triangular adjacency matrix (quick reminder: the IFG is 'sparse' -
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   414
  // meaning I can visit all the Nodes neighbors less than a Node in time
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   415
  // O(# of neighbors), but I have to visit all the Nodes greater than a
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   416
  // given Node and search them for an instance, i.e., time O(#MaxLRG)).
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   417
  _ifg->SquareUp();
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   418
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   419
  // Aggressive (but pessimistic) copy coalescing.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   420
  // This pass works on virtual copies.  Any virtual copies which are not
489c9b5090e2 Initial load
duke
parents:
diff changeset
   421
  // coalesced get manifested as actual copies
489c9b5090e2 Initial load
duke
parents:
diff changeset
   422
  {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   423
    Compile::TracePhase tp("chaitinCoalesce1", &timers[_t_chaitinCoalesce1]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   424
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   425
    PhaseAggressiveCoalesce coalesce(*this);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   426
    coalesce.coalesce_driver();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   427
    // Insert un-coalesced copies.  Visit all Phis.  Where inputs to a Phi do
489c9b5090e2 Initial load
duke
parents:
diff changeset
   428
    // not match the Phi itself, insert a copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   429
    coalesce.insert_copies(_matcher);
18099
45973b036c3e 8014959: assert(Compile::current()->live_nodes() < (uint)MaxNodeLimit) failed: Live Node limit exceeded limit
drchase
parents: 17013
diff changeset
   430
    if (C->failing()) {
45973b036c3e 8014959: assert(Compile::current()->live_nodes() < (uint)MaxNodeLimit) failed: Live Node limit exceeded limit
drchase
parents: 17013
diff changeset
   431
      return;
45973b036c3e 8014959: assert(Compile::current()->live_nodes() < (uint)MaxNodeLimit) failed: Live Node limit exceeded limit
drchase
parents: 17013
diff changeset
   432
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   433
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   434
489c9b5090e2 Initial load
duke
parents:
diff changeset
   435
  // After aggressive coalesce, attempt a first cut at coloring.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   436
  // To color, we need the IFG and for that we need LIVE.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   437
  {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   438
    Compile::TracePhase tp("computeLive", &timers[_t_computeLive]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   439
    _live = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   440
    rm.reset_to_mark();           // Reclaim working storage
489c9b5090e2 Initial load
duke
parents:
diff changeset
   441
    IndexSet::reset_memory(C, &live_arena);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   442
    ifg.init(_lrg_map.max_lrg_id());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   443
    gather_lrg_masks( true );
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   444
    live.compute(_lrg_map.max_lrg_id());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   445
    _live = &live;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   446
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   447
489c9b5090e2 Initial load
duke
parents:
diff changeset
   448
  // Build physical interference graph
489c9b5090e2 Initial load
duke
parents:
diff changeset
   449
  uint must_spill = 0;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   450
  must_spill = build_ifg_physical(&live_arena);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   451
  // If we have a guaranteed spill, might as well spill now
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   452
  if (must_spill) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   453
    if(!_lrg_map.max_lrg_id()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   454
      return;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   455
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   456
    // Bail out if unique gets too large (ie - unique > MaxNodeLimit)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   457
    C->check_node_count(10*must_spill, "out of nodes before split");
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   458
    if (C->failing()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   459
      return;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   460
    }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   461
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   462
    uint new_max_lrg_id = Split(_lrg_map.max_lrg_id(), &split_arena);  // Split spilling LRG everywhere
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   463
    _lrg_map.set_max_lrg_id(new_max_lrg_id);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   464
    // Bail out if unique gets too large (ie - unique > MaxNodeLimit - 2*NodeLimitFudgeFactor)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   465
    // or we failed to split
489c9b5090e2 Initial load
duke
parents:
diff changeset
   466
    C->check_node_count(2*NodeLimitFudgeFactor, "out of nodes after physical split");
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   467
    if (C->failing()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   468
      return;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   469
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   470
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   471
    NOT_PRODUCT(C->verify_graph_edges();)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   472
489c9b5090e2 Initial load
duke
parents:
diff changeset
   473
    compact();                  // Compact LRGs; return new lower max lrg
489c9b5090e2 Initial load
duke
parents:
diff changeset
   474
489c9b5090e2 Initial load
duke
parents:
diff changeset
   475
    {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   476
      Compile::TracePhase tp("computeLive", &timers[_t_computeLive]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   477
      _live = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   478
      rm.reset_to_mark();         // Reclaim working storage
489c9b5090e2 Initial load
duke
parents:
diff changeset
   479
      IndexSet::reset_memory(C, &live_arena);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   480
      ifg.init(_lrg_map.max_lrg_id()); // Build a new interference graph
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   481
      gather_lrg_masks( true );   // Collect intersect mask
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   482
      live.compute(_lrg_map.max_lrg_id()); // Compute LIVE
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   483
      _live = &live;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   484
    }
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   485
    build_ifg_physical(&live_arena);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   486
    _ifg->SquareUp();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   487
    _ifg->Compute_Effective_Degree();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   488
    // Only do conservative coalescing if requested
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   489
    if (OptoCoalesce) {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   490
      Compile::TracePhase tp("chaitinCoalesce2", &timers[_t_chaitinCoalesce2]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   491
      // Conservative (and pessimistic) copy coalescing of those spills
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   492
      PhaseConservativeCoalesce coalesce(*this);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   493
      // If max live ranges greater than cutoff, don't color the stack.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   494
      // This cutoff can be larger than below since it is only done once.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   495
      coalesce.coalesce_driver();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   496
    }
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   497
    _lrg_map.compress_uf_map_for_nodes();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   498
489c9b5090e2 Initial load
duke
parents:
diff changeset
   499
#ifdef ASSERT
2030
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   500
    verify(&live_arena, true);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   501
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   502
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   503
    ifg.SquareUp();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   504
    ifg.Compute_Effective_Degree();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   505
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   506
    set_was_low();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   507
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   508
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   509
489c9b5090e2 Initial load
duke
parents:
diff changeset
   510
  // Prepare for Simplify & Select
489c9b5090e2 Initial load
duke
parents:
diff changeset
   511
  cache_lrg_info();           // Count degree of LRGs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   512
489c9b5090e2 Initial load
duke
parents:
diff changeset
   513
  // Simplify the InterFerence Graph by removing LRGs of low degree.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   514
  // LRGs of low degree are trivially colorable.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   515
  Simplify();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   516
489c9b5090e2 Initial load
duke
parents:
diff changeset
   517
  // Select colors by re-inserting LRGs back into the IFG in reverse order.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   518
  // Return whether or not something spills.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   519
  uint spills = Select( );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   520
489c9b5090e2 Initial load
duke
parents:
diff changeset
   521
  // If we spill, split and recycle the entire thing
489c9b5090e2 Initial load
duke
parents:
diff changeset
   522
  while( spills ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   523
    if( _trip_cnt++ > 24 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   524
      DEBUG_ONLY( dump_for_spill_split_recycle(); )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   525
      if( _trip_cnt > 27 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   526
        C->record_method_not_compilable("failed spill-split-recycle sanity check");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   527
        return;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   528
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   529
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   530
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   531
    if (!_lrg_map.max_lrg_id()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   532
      return;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   533
    }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   534
    uint new_max_lrg_id = Split(_lrg_map.max_lrg_id(), &split_arena);  // Split spilling LRG everywhere
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   535
    _lrg_map.set_max_lrg_id(new_max_lrg_id);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   536
    // Bail out if unique gets too large (ie - unique > MaxNodeLimit - 2*NodeLimitFudgeFactor)
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   537
    C->check_node_count(2 * NodeLimitFudgeFactor, "out of nodes after split");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   538
    if (C->failing()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   539
      return;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   540
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   541
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   542
    compact(); // Compact LRGs; return new lower max lrg
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   543
489c9b5090e2 Initial load
duke
parents:
diff changeset
   544
    // Nuke the live-ness and interference graph and LiveRanGe info
489c9b5090e2 Initial load
duke
parents:
diff changeset
   545
    {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   546
      Compile::TracePhase tp("computeLive", &timers[_t_computeLive]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   547
      _live = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   548
      rm.reset_to_mark();         // Reclaim working storage
489c9b5090e2 Initial load
duke
parents:
diff changeset
   549
      IndexSet::reset_memory(C, &live_arena);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   550
      ifg.init(_lrg_map.max_lrg_id());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   551
489c9b5090e2 Initial load
duke
parents:
diff changeset
   552
      // Create LiveRanGe array.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   553
      // Intersect register masks for all USEs and DEFs
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   554
      gather_lrg_masks(true);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   555
      live.compute(_lrg_map.max_lrg_id());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   556
      _live = &live;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   557
    }
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   558
    must_spill = build_ifg_physical(&live_arena);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   559
    _ifg->SquareUp();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   560
    _ifg->Compute_Effective_Degree();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   561
489c9b5090e2 Initial load
duke
parents:
diff changeset
   562
    // Only do conservative coalescing if requested
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   563
    if (OptoCoalesce) {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
   564
      Compile::TracePhase tp("chaitinCoalesce3", &timers[_t_chaitinCoalesce3]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   565
      // Conservative (and pessimistic) copy coalescing
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   566
      PhaseConservativeCoalesce coalesce(*this);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   567
      // Check for few live ranges determines how aggressive coalesce is.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   568
      coalesce.coalesce_driver();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   569
    }
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   570
    _lrg_map.compress_uf_map_for_nodes();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   571
#ifdef ASSERT
2030
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   572
    verify(&live_arena, true);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   573
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   574
    cache_lrg_info();           // Count degree of LRGs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   575
489c9b5090e2 Initial load
duke
parents:
diff changeset
   576
    // Simplify the InterFerence Graph by removing LRGs of low degree.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   577
    // LRGs of low degree are trivially colorable.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   578
    Simplify();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   579
489c9b5090e2 Initial load
duke
parents:
diff changeset
   580
    // Select colors by re-inserting LRGs back into the IFG in reverse order.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   581
    // Return whether or not something spills.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   582
    spills = Select();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   583
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   584
489c9b5090e2 Initial load
duke
parents:
diff changeset
   585
  // Count number of Simplify-Select trips per coloring success.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   586
  _allocator_attempts += _trip_cnt + 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   587
  _allocator_successes += 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   588
489c9b5090e2 Initial load
duke
parents:
diff changeset
   589
  // Peephole remove copies
489c9b5090e2 Initial load
duke
parents:
diff changeset
   590
  post_allocate_copy_removal();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   591
28648
102bdbb42723 8068881: SIGBUS in C2 compiled method weblogic.wsee.jaxws.framework.jaxrpc.EnvironmentFactory$SimulatedWsdlDefinitions.<init>
iveresov
parents: 26913
diff changeset
   592
  // Merge multidefs if multiple defs representing the same value are used in a single block.
102bdbb42723 8068881: SIGBUS in C2 compiled method weblogic.wsee.jaxws.framework.jaxrpc.EnvironmentFactory$SimulatedWsdlDefinitions.<init>
iveresov
parents: 26913
diff changeset
   593
  merge_multidefs();
102bdbb42723 8068881: SIGBUS in C2 compiled method weblogic.wsee.jaxws.framework.jaxrpc.EnvironmentFactory$SimulatedWsdlDefinitions.<init>
iveresov
parents: 26913
diff changeset
   594
2030
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   595
#ifdef ASSERT
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   596
  // Veify the graph after RA.
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   597
  verify(&live_arena);
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   598
#endif
39d55e4534b4 6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents: 2014
diff changeset
   599
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   600
  // max_reg is past the largest *register* used.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   601
  // Convert that to a frame_slot number.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   602
  if (_max_reg <= _matcher._new_SP) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   603
    _framesize = C->out_preserve_stack_slots();
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   604
  }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   605
  else {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   606
    _framesize = _max_reg -_matcher._new_SP;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   607
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   608
  assert((int)(_matcher._new_SP+_framesize) >= (int)_matcher._out_arg_limit, "framesize must be large enough");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   609
489c9b5090e2 Initial load
duke
parents:
diff changeset
   610
  // This frame must preserve the required fp alignment
46620
750c6edff33b 8178500: Replace usages of round_to and round_down with align_up and align_down
stefank
parents: 46378
diff changeset
   611
  _framesize = align_up(_framesize, Matcher::stack_alignment_in_slots());
29580
a67a581cfe11 8073315: Enable gcc -Wtype-limits and fix upcoming issues.
goetz
parents: 29474
diff changeset
   612
  assert(_framesize <= 1000000, "sanity check");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   613
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   614
  _total_framesize += _framesize;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   615
  if ((int)_framesize > _max_framesize) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   616
    _max_framesize = _framesize;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   617
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   618
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   619
489c9b5090e2 Initial load
duke
parents:
diff changeset
   620
  // Convert CISC spills
489c9b5090e2 Initial load
duke
parents:
diff changeset
   621
  fixup_spills();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   622
489c9b5090e2 Initial load
duke
parents:
diff changeset
   623
  // Log regalloc results
489c9b5090e2 Initial load
duke
parents:
diff changeset
   624
  CompileLog* log = Compile::current()->log();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   625
  if (log != NULL) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   626
    log->elem("regalloc attempts='%d' success='%d'", _trip_cnt, !C->failing());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   627
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   628
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   629
  if (C->failing()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   630
    return;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   631
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   632
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   633
  NOT_PRODUCT(C->verify_graph_edges();)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   634
489c9b5090e2 Initial load
duke
parents:
diff changeset
   635
  // Move important info out of the live_arena to longer lasting storage.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   636
  alloc_node_regs(_lrg_map.size());
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   637
  for (uint i=0; i < _lrg_map.size(); i++) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   638
    if (_lrg_map.live_range_id(i)) { // Live range associated with Node?
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   639
      LRG &lrg = lrgs(_lrg_map.live_range_id(i));
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   640
      if (!lrg.alive()) {
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   641
        set_bad(i);
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   642
      } else if (lrg.num_regs() == 1) {
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   643
        set1(i, lrg.reg());
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   644
      } else {                  // Must be a register-set
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   645
        if (!lrg._fat_proj) {   // Must be aligned adjacent register set
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   646
          // Live ranges record the highest register in their mask.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   647
          // We want the low register for the AD file writer's convenience.
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   648
          OptoReg::Name hi = lrg.reg(); // Get hi register
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   649
          OptoReg::Name lo = OptoReg::add(hi, (1-lrg.num_regs())); // Find lo
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   650
          // We have to use pair [lo,lo+1] even for wide vectors because
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   651
          // the rest of code generation works only with pairs. It is safe
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   652
          // since for registers encoding only 'lo' is used.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   653
          // Second reg from pair is used in ScheduleAndBundle on SPARC where
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   654
          // vector max size is 8 which corresponds to registers pair.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   655
          // It is also used in BuildOopMaps but oop operations are not
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   656
          // vectorized.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   657
          set2(i, lo);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   658
        } else {                // Misaligned; extract 2 bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   659
          OptoReg::Name hi = lrg.reg(); // Get hi register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   660
          lrg.Remove(hi);       // Yank from mask
489c9b5090e2 Initial load
duke
parents:
diff changeset
   661
          int lo = lrg.mask().find_first_elem(); // Find lo
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   662
          set_pair(i, hi, lo);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   663
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   664
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   665
      if( lrg._is_oop ) _node_oops.set(i);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   666
    } else {
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
   667
      set_bad(i);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   668
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   669
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   670
489c9b5090e2 Initial load
duke
parents:
diff changeset
   671
  // Done!
489c9b5090e2 Initial load
duke
parents:
diff changeset
   672
  _live = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   673
  _ifg = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   674
  C->set_indexSet_arena(NULL);  // ResourceArea is at end of scope
489c9b5090e2 Initial load
duke
parents:
diff changeset
   675
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   676
489c9b5090e2 Initial load
duke
parents:
diff changeset
   677
void PhaseChaitin::de_ssa() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   678
  // Set initial Names for all Nodes.  Most Nodes get the virtual register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   679
  // number.  A few get the ZERO live range number.  These do not
489c9b5090e2 Initial load
duke
parents:
diff changeset
   680
  // get allocated, but instead rely on correct scheduling to ensure that
489c9b5090e2 Initial load
duke
parents:
diff changeset
   681
  // only one instance is simultaneously live at a time.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   682
  uint lr_counter = 1;
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   683
  for( uint i = 0; i < _cfg.number_of_blocks(); i++ ) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   684
    Block* block = _cfg.get_block(i);
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
   685
    uint cnt = block->number_of_nodes();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   686
489c9b5090e2 Initial load
duke
parents:
diff changeset
   687
    // Handle all the normal Nodes in the block
489c9b5090e2 Initial load
duke
parents:
diff changeset
   688
    for( uint j = 0; j < cnt; j++ ) {
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
   689
      Node *n = block->get_node(j);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   690
      // Pre-color to the zero live range, or pick virtual register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   691
      const RegMask &rm = n->out_RegMask();
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   692
      _lrg_map.map(n->_idx, rm.is_NotEmpty() ? lr_counter++ : 0);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   693
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   694
  }
20007
b67e71448544 8024646: Remove LRG_List container, replace it with GrowableArray
adlertz
parents: 19717
diff changeset
   695
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   696
  // Reset the Union-Find mapping to be identity
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   697
  _lrg_map.reset_uf_map(lr_counter);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   698
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   699
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   700
void PhaseChaitin::mark_ssa() {
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   701
  // Use ssa names to populate the live range maps or if no mask
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   702
  // is available, use the 0 entry.
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   703
  uint max_idx = 0;
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   704
  for ( uint i = 0; i < _cfg.number_of_blocks(); i++ ) {
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   705
    Block* block = _cfg.get_block(i);
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   706
    uint cnt = block->number_of_nodes();
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   707
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   708
    // Handle all the normal Nodes in the block
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   709
    for ( uint j = 0; j < cnt; j++ ) {
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   710
      Node *n = block->get_node(j);
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   711
      // Pre-color to the zero live range, or pick virtual register
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   712
      const RegMask &rm = n->out_RegMask();
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   713
      _lrg_map.map(n->_idx, rm.is_NotEmpty() ? n->_idx : 0);
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   714
      max_idx = (n->_idx > max_idx) ? n->_idx : max_idx;
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   715
    }
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   716
  }
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   717
  _lrg_map.set_max_lrg_id(max_idx+1);
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   718
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   719
  // Reset the Union-Find mapping to be identity
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   720
  _lrg_map.reset_uf_map(max_idx+1);
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   721
}
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   722
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   723
489c9b5090e2 Initial load
duke
parents:
diff changeset
   724
// Gather LiveRanGe information, including register masks.  Modification of
489c9b5090e2 Initial load
duke
parents:
diff changeset
   725
// cisc spillable in_RegMasks should not be done before AggressiveCoalesce.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   726
void PhaseChaitin::gather_lrg_masks( bool after_aggressive ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   727
489c9b5090e2 Initial load
duke
parents:
diff changeset
   728
  // Nail down the frame pointer live range
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   729
  uint fp_lrg = _lrg_map.live_range_id(_cfg.get_root_node()->in(1)->in(TypeFunc::FramePtr));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   730
  lrgs(fp_lrg)._cost += 1e12;   // Cost is infinite
489c9b5090e2 Initial load
duke
parents:
diff changeset
   731
489c9b5090e2 Initial load
duke
parents:
diff changeset
   732
  // For all blocks
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   733
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   734
    Block* block = _cfg.get_block(i);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   735
489c9b5090e2 Initial load
duke
parents:
diff changeset
   736
    // For all instructions
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
   737
    for (uint j = 1; j < block->number_of_nodes(); j++) {
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
   738
      Node* n = block->get_node(j);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   739
      uint input_edge_start =1; // Skip control most nodes
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   740
      bool is_machine_node = false;
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   741
      if (n->is_Mach()) {
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   742
        is_machine_node = true;
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   743
        input_edge_start = n->as_Mach()->oper_input_base();
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   744
      }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   745
      uint idx = n->is_Copy();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   746
489c9b5090e2 Initial load
duke
parents:
diff changeset
   747
      // Get virtual register number, same as LiveRanGe index
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   748
      uint vreg = _lrg_map.live_range_id(n);
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   749
      LRG& lrg = lrgs(vreg);
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   750
      if (vreg) {              // No vreg means un-allocable (e.g. memory)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   751
53468
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   752
        // Check for float-vs-int live range (used in register-pressure
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   753
        // calculations)
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   754
        const Type *n_type = n->bottom_type();
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   755
        if (n_type->is_floatingpoint()) {
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   756
          lrg._is_float = 1;
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   757
        }
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   758
53487
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   759
        // Check for twice prior spilling.  Once prior spilling might have
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   760
        // spilled 'soft', 2nd prior spill should have spilled 'hard' and
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   761
        // further spilling is unlikely to make progress.
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   762
        if (_spilled_once.test(n->_idx)) {
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   763
          lrg._was_spilled1 = 1;
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   764
          if (_spilled_twice.test(n->_idx)) {
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   765
            lrg._was_spilled2 = 1;
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   766
          }
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   767
        }
a692b606b4cd 8217782: Spill detection broken after JDK-8217716
redestad
parents: 53468
diff changeset
   768
53468
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   769
#ifndef PRODUCT
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   770
        // Collect bits not used by product code, but which may be useful for
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   771
        // debugging.
d927fc999582 8217716: Remove dead code in PhaseChaitin
redestad
parents: 51333
diff changeset
   772
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   773
        // Collect has-copy bit
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   774
        if (idx) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   775
          lrg._has_copy = 1;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   776
          uint clidx = _lrg_map.live_range_id(n->in(idx));
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   777
          LRG& copy_src = lrgs(clidx);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   778
          copy_src._has_copy = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   779
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   780
489c9b5090e2 Initial load
duke
parents:
diff changeset
   781
        if (trace_spilling() && lrg._def != NULL) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   782
          // collect defs for MultiDef printing
489c9b5090e2 Initial load
duke
parents:
diff changeset
   783
          if (lrg._defs == NULL) {
6180
53c1bf468c81 6973963: SEGV in ciBlock::start_bci() with EA
kvn
parents: 5547
diff changeset
   784
            lrg._defs = new (_ifg->_arena) GrowableArray<Node*>(_ifg->_arena, 2, 0, NULL);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   785
            lrg._defs->append(lrg._def);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   786
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   787
          lrg._defs->append(n);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   788
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   789
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   790
489c9b5090e2 Initial load
duke
parents:
diff changeset
   791
        // Check for a single def LRG; these can spill nicely
489c9b5090e2 Initial load
duke
parents:
diff changeset
   792
        // via rematerialization.  Flag as NULL for no def found
489c9b5090e2 Initial load
duke
parents:
diff changeset
   793
        // yet, or 'n' for single def or -1 for many defs.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   794
        lrg._def = lrg._def ? NodeSentinel : n;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   795
489c9b5090e2 Initial load
duke
parents:
diff changeset
   796
        // Limit result register mask to acceptable registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
   797
        const RegMask &rm = n->out_RegMask();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   798
        lrg.AND( rm );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   799
46378
4ccca1fdf627 8160748: Inconsistent types for ideal_reg
kbarrett
parents: 37248
diff changeset
   800
        uint ireg = n->ideal_reg();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   801
        assert( !n->bottom_type()->isa_oop_ptr() || ireg == Op_RegP,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   802
                "oops must be in Op_RegP's" );
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   803
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   804
        // Check for vector live range (only if vector register is used).
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   805
        // On SPARC vector uses RegD which could be misaligned so it is not
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   806
        // processes as vector in RA.
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   807
        if (RegMask::is_vector(ireg))
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   808
          lrg._is_vector = 1;
22853
308672304981 8028767: PPC64: (part 121): smaller shared changes needed to build C2
goetz
parents: 20007
diff changeset
   809
        assert(n_type->isa_vect() == NULL || lrg._is_vector || ireg == Op_RegD || ireg == Op_RegL,
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   810
               "vector must be in vector registers");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   811
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   812
        // Check for bound register masks
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   813
        const RegMask &lrgmask = lrg.mask();
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   814
        if (lrgmask.is_bound(ireg)) {
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   815
          lrg._is_bound = 1;
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   816
        }
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   817
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   818
        // Check for maximum frequency value
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   819
        if (lrg._maxfreq < block->_freq) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   820
          lrg._maxfreq = block->_freq;
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   821
        }
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   822
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   823
        // Check for oop-iness, or long/double
489c9b5090e2 Initial load
duke
parents:
diff changeset
   824
        // Check for multi-kill projection
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
   825
        switch (ireg) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   826
        case MachProjNode::fat_proj:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   827
          // Fat projections have size equal to number of registers killed
489c9b5090e2 Initial load
duke
parents:
diff changeset
   828
          lrg.set_num_regs(rm.Size());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   829
          lrg.set_reg_pressure(lrg.num_regs());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   830
          lrg._fat_proj = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   831
          lrg._is_bound = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   832
          break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   833
        case Op_RegP:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   834
#ifdef _LP64
489c9b5090e2 Initial load
duke
parents:
diff changeset
   835
          lrg.set_num_regs(2);  // Size is 2 stack words
489c9b5090e2 Initial load
duke
parents:
diff changeset
   836
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   837
          lrg.set_num_regs(1);  // Size is 1 stack word
489c9b5090e2 Initial load
duke
parents:
diff changeset
   838
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   839
          // Register pressure is tracked relative to the maximum values
489c9b5090e2 Initial load
duke
parents:
diff changeset
   840
          // suggested for that platform, INTPRESSURE and FLOATPRESSURE,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   841
          // and relative to other types which compete for the same regs.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   842
          //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   843
          // The following table contains suggested values based on the
489c9b5090e2 Initial load
duke
parents:
diff changeset
   844
          // architectures as defined in each .ad file.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   845
          // INTPRESSURE and FLOATPRESSURE may be tuned differently for
489c9b5090e2 Initial load
duke
parents:
diff changeset
   846
          // compile-speed or performance.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   847
          // Note1:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   848
          // SPARC and SPARCV9 reg_pressures are at 2 instead of 1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   849
          // since .ad registers are defined as high and low halves.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   850
          // These reg_pressure values remain compatible with the code
489c9b5090e2 Initial load
duke
parents:
diff changeset
   851
          // in is_high_pressure() which relates get_invalid_mask_size(),
489c9b5090e2 Initial load
duke
parents:
diff changeset
   852
          // Block::_reg_pressure and INTPRESSURE, FLOATPRESSURE.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   853
          // Note2:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   854
          // SPARC -d32 has 24 registers available for integral values,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   855
          // but only 10 of these are safe for 64-bit longs.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   856
          // Using set_reg_pressure(2) for both int and long means
489c9b5090e2 Initial load
duke
parents:
diff changeset
   857
          // the allocator will believe it can fit 26 longs into
489c9b5090e2 Initial load
duke
parents:
diff changeset
   858
          // registers.  Using 2 for longs and 1 for ints means the
489c9b5090e2 Initial load
duke
parents:
diff changeset
   859
          // allocator will attempt to put 52 integers into registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   860
          // The settings below limit this problem to methods with
489c9b5090e2 Initial load
duke
parents:
diff changeset
   861
          // many long values which are being run on 32-bit SPARC.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   862
          //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   863
          // ------------------- reg_pressure --------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   864
          // Each entry is reg_pressure_per_value,number_of_regs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   865
          //         RegL  RegI  RegFlags   RegF RegD    INTPRESSURE  FLOATPRESSURE
489c9b5090e2 Initial load
duke
parents:
diff changeset
   866
          // IA32     2     1     1          1    1          6           6
489c9b5090e2 Initial load
duke
parents:
diff changeset
   867
          // IA64     1     1     1          1    1         50          41
489c9b5090e2 Initial load
duke
parents:
diff changeset
   868
          // SPARC    2     2     2          2    2         48 (24)     52 (26)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   869
          // SPARCV9  2     2     2          2    2         48 (24)     52 (26)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   870
          // AMD64    1     1     1          1    1         14          15
489c9b5090e2 Initial load
duke
parents:
diff changeset
   871
          // -----------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   872
#if defined(SPARC)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   873
          lrg.set_reg_pressure(2);  // use for v9 as well
489c9b5090e2 Initial load
duke
parents:
diff changeset
   874
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   875
          lrg.set_reg_pressure(1);  // normally one value per register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   876
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   877
          if( n_type->isa_oop_ptr() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   878
            lrg._is_oop = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   879
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   880
          break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   881
        case Op_RegL:           // Check for long or double
489c9b5090e2 Initial load
duke
parents:
diff changeset
   882
        case Op_RegD:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   883
          lrg.set_num_regs(2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   884
          // Define platform specific register pressure
29474
81a5c5330d08 8072383: resolve conflicts between open and closed ports
dlong
parents: 28648
diff changeset
   885
#if defined(SPARC) || defined(ARM32)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   886
          lrg.set_reg_pressure(2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   887
#elif defined(IA32)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   888
          if( ireg == Op_RegL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   889
            lrg.set_reg_pressure(2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   890
          } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   891
            lrg.set_reg_pressure(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   892
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   893
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   894
          lrg.set_reg_pressure(1);  // normally one value per register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   895
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   896
          // If this def of a double forces a mis-aligned double,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   897
          // flag as '_fat_proj' - really flag as allowing misalignment
489c9b5090e2 Initial load
duke
parents:
diff changeset
   898
          // AND changes how we count interferences.  A mis-aligned
489c9b5090e2 Initial load
duke
parents:
diff changeset
   899
          // double can interfere with TWO aligned pairs, or effectively
489c9b5090e2 Initial load
duke
parents:
diff changeset
   900
          // FOUR registers!
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   901
          if (rm.is_misaligned_pair()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   902
            lrg._fat_proj = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   903
            lrg._is_bound = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   904
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   905
          break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   906
        case Op_RegF:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   907
        case Op_RegI:
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 1
diff changeset
   908
        case Op_RegN:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   909
        case Op_RegFlags:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   910
        case 0:                 // not an ideal register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   911
          lrg.set_num_regs(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   912
#ifdef SPARC
489c9b5090e2 Initial load
duke
parents:
diff changeset
   913
          lrg.set_reg_pressure(2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   914
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   915
          lrg.set_reg_pressure(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   916
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   917
          break;
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   918
        case Op_VecS:
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   919
          assert(Matcher::vector_size_supported(T_BYTE,4), "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   920
          assert(RegMask::num_registers(Op_VecS) == RegMask::SlotsPerVecS, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   921
          lrg.set_num_regs(RegMask::SlotsPerVecS);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   922
          lrg.set_reg_pressure(1);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   923
          break;
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   924
        case Op_VecD:
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   925
          assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecD), "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   926
          assert(RegMask::num_registers(Op_VecD) == RegMask::SlotsPerVecD, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   927
          assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecD), "vector should be aligned");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   928
          lrg.set_num_regs(RegMask::SlotsPerVecD);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   929
          lrg.set_reg_pressure(1);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   930
          break;
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   931
        case Op_VecX:
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   932
          assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecX), "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   933
          assert(RegMask::num_registers(Op_VecX) == RegMask::SlotsPerVecX, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   934
          assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecX), "vector should be aligned");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   935
          lrg.set_num_regs(RegMask::SlotsPerVecX);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   936
          lrg.set_reg_pressure(1);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   937
          break;
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   938
        case Op_VecY:
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   939
          assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecY), "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   940
          assert(RegMask::num_registers(Op_VecY) == RegMask::SlotsPerVecY, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   941
          assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecY), "vector should be aligned");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   942
          lrg.set_num_regs(RegMask::SlotsPerVecY);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   943
          lrg.set_reg_pressure(1);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
   944
          break;
30624
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   945
        case Op_VecZ:
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   946
          assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecZ), "sanity");
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   947
          assert(RegMask::num_registers(Op_VecZ) == RegMask::SlotsPerVecZ, "sanity");
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   948
          assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecZ), "vector should be aligned");
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   949
          lrg.set_num_regs(RegMask::SlotsPerVecZ);
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   950
          lrg.set_reg_pressure(1);
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
   951
          break;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   952
        default:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   953
          ShouldNotReachHere();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   954
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   955
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   956
489c9b5090e2 Initial load
duke
parents:
diff changeset
   957
      // Now do the same for inputs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   958
      uint cnt = n->req();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   959
      // Setup for CISC SPILLING
489c9b5090e2 Initial load
duke
parents:
diff changeset
   960
      uint inp = (uint)AdlcVMDeps::Not_cisc_spillable;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   961
      if( UseCISCSpill && after_aggressive ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   962
        inp = n->cisc_operand();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   963
        if( inp != (uint)AdlcVMDeps::Not_cisc_spillable )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   964
          // Convert operand number to edge index number
489c9b5090e2 Initial load
duke
parents:
diff changeset
   965
          inp = n->as_Mach()->operand_index(inp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   966
      }
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   967
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   968
      // Prepare register mask for each input
489c9b5090e2 Initial load
duke
parents:
diff changeset
   969
      for( uint k = input_edge_start; k < cnt; k++ ) {
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   970
        uint vreg = _lrg_map.live_range_id(n->in(k));
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   971
        if (!vreg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   972
          continue;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
   973
        }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   974
489c9b5090e2 Initial load
duke
parents:
diff changeset
   975
        // If this instruction is CISC Spillable, add the flags
489c9b5090e2 Initial load
duke
parents:
diff changeset
   976
        // bit to its appropriate input
489c9b5090e2 Initial load
duke
parents:
diff changeset
   977
        if( UseCISCSpill && after_aggressive && inp == k ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   978
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   979
          if( TraceCISCSpill ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   980
            tty->print("  use_cisc_RegMask: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   981
            n->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   982
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   983
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   984
          n->as_Mach()->use_cisc_RegMask();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   985
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   986
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   987
        if (is_machine_node && _scheduling_info_generated) {
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   988
          MachNode* cur_node = n->as_Mach();
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   989
          // this is cleaned up by register allocation
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   990
          if (k >= cur_node->num_opnds()) continue;
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   991
        }
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
   992
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   993
        LRG &lrg = lrgs(vreg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   994
        // // Testing for floating point code shape
489c9b5090e2 Initial load
duke
parents:
diff changeset
   995
        // Node *test = n->in(k);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   996
        // if( test->is_Mach() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   997
        //   MachNode *m = test->as_Mach();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   998
        //   int  op = m->ideal_Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   999
        //   if (n->is_Call() && (op == Op_AddF || op == Op_MulF) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1000
        //     int zzz = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1001
        //   }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1002
        // }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1003
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1004
        // Limit result register mask to acceptable registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1005
        // Do not limit registers from uncommon uses before
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1006
        // AggressiveCoalesce.  This effectively pre-virtual-splits
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1007
        // around uncommon uses of common defs.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1008
        const RegMask &rm = n->in_RegMask(k);
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1009
        if (!after_aggressive && _cfg.get_block_for_node(n->in(k))->_freq > 1000 * block->_freq) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1010
          // Since we are BEFORE aggressive coalesce, leave the register
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1011
          // mask untrimmed by the call.  This encourages more coalescing.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1012
          // Later, AFTER aggressive, this live range will have to spill
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1013
          // but the spiller handles slow-path calls very nicely.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1014
        } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1015
          lrg.AND( rm );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1016
        }
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1017
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1018
        // Check for bound register masks
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1019
        const RegMask &lrgmask = lrg.mask();
46378
4ccca1fdf627 8160748: Inconsistent types for ideal_reg
kbarrett
parents: 37248
diff changeset
  1020
        uint kreg = n->in(k)->ideal_reg();
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1021
        bool is_vect = RegMask::is_vector(kreg);
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1022
        assert(n->in(k)->bottom_type()->isa_vect() == NULL ||
22853
308672304981 8028767: PPC64: (part 121): smaller shared changes needed to build C2
goetz
parents: 20007
diff changeset
  1023
               is_vect || kreg == Op_RegD || kreg == Op_RegL,
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1024
               "vector must be in vector registers");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1025
        if (lrgmask.is_bound(kreg))
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1026
          lrg._is_bound = 1;
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1027
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1028
        // If this use of a double forces a mis-aligned double,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1029
        // flag as '_fat_proj' - really flag as allowing misalignment
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1030
        // AND changes how we count interferences.  A mis-aligned
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1031
        // double can interfere with TWO aligned pairs, or effectively
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1032
        // FOUR registers!
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1033
#ifdef ASSERT
33065
55892792936f 8134802: LCM register pressure scheduling
mcberg
parents: 32398
diff changeset
  1034
        if (is_vect && !_scheduling_info_generated) {
32398
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1035
          if (lrg.num_regs() != 0) {
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1036
            assert(lrgmask.is_aligned_sets(lrg.num_regs()), "vector should be aligned");
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1037
            assert(!lrg._fat_proj, "sanity");
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1038
            assert(RegMask::num_registers(kreg) == lrg.num_regs(), "sanity");
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1039
          } else {
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1040
            assert(n->is_Phi(), "not all inputs processed only if Phi");
eed59c1cd49b 8131969: jit/FloatingPoint/gen_math/Loops05 assert(2 <= size && size <= 16) failed: update low bits table
roland
parents: 30624
diff changeset
  1041
          }
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1042
        }
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1043
#endif
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1044
        if (!is_vect && lrg.num_regs() == 2 && !lrg._fat_proj && rm.is_misaligned_pair()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1045
          lrg._fat_proj = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1046
          lrg._is_bound = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1047
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1048
        // if the LRG is an unaligned pair, we will have to spill
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1049
        // so clear the LRG's register mask if it is not already spilled
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1050
        if (!is_vect && !n->is_SpillCopy() &&
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1051
            (lrg._def == NULL || lrg.is_multidef() || !lrg._def->is_SpillCopy()) &&
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1052
            lrgmask.is_misaligned_pair()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1053
          lrg.Clear();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1054
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1055
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1056
        // Check for maximum frequency value
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1057
        if (lrg._maxfreq < block->_freq) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1058
          lrg._maxfreq = block->_freq;
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1059
        }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1060
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1061
      } // End for all allocated inputs
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1062
    } // end for all instructions
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1063
  } // end for all blocks
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1064
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1065
  // Final per-liverange setup
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1066
  for (uint i2 = 0; i2 < _lrg_map.max_lrg_id(); i2++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1067
    LRG &lrg = lrgs(i2);
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1068
    assert(!lrg._is_vector || !lrg._fat_proj, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1069
    if (lrg.num_regs() > 1 && !lrg._fat_proj) {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1070
      lrg.clear_to_sets();
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1071
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1072
    lrg.compute_set_mask_size();
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1073
    if (lrg.not_free()) {      // Handle case where we lose from the start
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1074
      lrg.set_reg(OptoReg::Name(LRG::SPILL_REG));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1075
      lrg._direct_conflict = 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1076
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1077
    lrg.set_degree(0);          // no neighbors in IFG yet
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1078
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1079
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1080
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1081
// Set the was-lo-degree bit.  Conservative coalescing should not change the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1082
// colorability of the graph.  If any live range was of low-degree before
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1083
// coalescing, it should Simplify.  This call sets the was-lo-degree bit.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1084
// The bit is checked in Simplify.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1085
void PhaseChaitin::set_was_low() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1086
#ifdef ASSERT
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1087
  for (uint i = 1; i < _lrg_map.max_lrg_id(); i++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1088
    int size = lrgs(i).num_regs();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1089
    uint old_was_lo = lrgs(i)._was_lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1090
    lrgs(i)._was_lo = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1091
    if( lrgs(i).lo_degree() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1092
      lrgs(i)._was_lo = 1;      // Trivially of low degree
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1093
    } else {                    // Else check the Brigg's assertion
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1094
      // Brigg's observation is that the lo-degree neighbors of a
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1095
      // hi-degree live range will not interfere with the color choices
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1096
      // of said hi-degree live range.  The Simplify reverse-stack-coloring
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1097
      // order takes care of the details.  Hence you do not have to count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1098
      // low-degree neighbors when determining if this guy colors.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1099
      int briggs_degree = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1100
      IndexSet *s = _ifg->neighbors(i);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1101
      IndexSetIterator elements(s);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1102
      uint lidx;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1103
      while((lidx = elements.next()) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1104
        if( !lrgs(lidx).lo_degree() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1105
          briggs_degree += MAX2(size,lrgs(lidx).num_regs());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1106
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1107
      if( briggs_degree < lrgs(i).degrees_of_freedom() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1108
        lrgs(i)._was_lo = 1;    // Low degree via the briggs assertion
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1109
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1110
    assert(old_was_lo <= lrgs(i)._was_lo, "_was_lo may not decrease");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1111
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1112
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1113
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1114
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1115
// Compute cost/area ratio, in case we spill.  Build the lo-degree list.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1116
void PhaseChaitin::cache_lrg_info( ) {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
  1117
  Compile::TracePhase tp("chaitinCacheLRG", &timers[_t_chaitinCacheLRG]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1118
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1119
  for (uint i = 1; i < _lrg_map.max_lrg_id(); i++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1120
    LRG &lrg = lrgs(i);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1121
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1122
    // Check for being of low degree: means we can be trivially colored.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1123
    // Low degree, dead or must-spill guys just get to simplify right away
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1124
    if( lrg.lo_degree() ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1125
       !lrg.alive() ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1126
        lrg._must_spill ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1127
      // Split low degree list into those guys that must get a
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1128
      // register and those that can go to register or stack.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1129
      // The idea is LRGs that can go register or stack color first when
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1130
      // they have a good chance of getting a register.  The register-only
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1131
      // lo-degree live ranges always get a register.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1132
      OptoReg::Name hi_reg = lrg.mask().find_last_elem();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1133
      if( OptoReg::is_stack(hi_reg)) { // Can go to stack?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1134
        lrg._next = _lo_stk_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1135
        _lo_stk_degree = i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1136
      } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1137
        lrg._next = _lo_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1138
        _lo_degree = i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1139
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1140
    } else {                    // Else high degree
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1141
      lrgs(_hi_degree)._prev = i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1142
      lrg._next = _hi_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1143
      lrg._prev = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1144
      _hi_degree = i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1145
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1146
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1147
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1148
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1149
// Simplify the IFG by removing LRGs of low degree.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1150
void PhaseChaitin::Simplify( ) {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
  1151
  Compile::TracePhase tp("chaitinSimplify", &timers[_t_chaitinSimplify]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1152
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1153
  while( 1 ) {                  // Repeat till simplified it all
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1154
    // May want to explore simplifying lo_degree before _lo_stk_degree.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1155
    // This might result in more spills coloring into registers during
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1156
    // Select().
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1157
    while( _lo_degree || _lo_stk_degree ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1158
      // If possible, pull from lo_stk first
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1159
      uint lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1160
      if( _lo_degree ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1161
        lo = _lo_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1162
        _lo_degree = lrgs(lo)._next;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1163
      } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1164
        lo = _lo_stk_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1165
        _lo_stk_degree = lrgs(lo)._next;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1166
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1167
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1168
      // Put the simplified guy on the simplified list.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1169
      lrgs(lo)._next = _simplified;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1170
      _simplified = lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1171
      // If this guy is "at risk" then mark his current neighbors
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1172
      if (lrgs(lo)._at_risk && !_ifg->neighbors(lo)->is_empty()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1173
        IndexSetIterator elements(_ifg->neighbors(lo));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1174
        uint datum;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1175
        while ((datum = elements.next()) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1176
          lrgs(datum)._risk_bias = lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1177
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1178
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1179
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1180
      // Yank this guy from the IFG.
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1181
      IndexSet *adj = _ifg->remove_node(lo);
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1182
      if (adj->is_empty()) {
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1183
        continue;
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1184
      }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1185
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1186
      // If any neighbors' degrees fall below their number of
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1187
      // allowed registers, then put that neighbor on the low degree
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1188
      // list.  Note that 'degree' can only fall and 'numregs' is
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1189
      // unchanged by this action.  Thus the two are equal at most once,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1190
      // so LRGs hit the lo-degree worklist at most once.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1191
      IndexSetIterator elements(adj);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1192
      uint neighbor;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1193
      while ((neighbor = elements.next()) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1194
        LRG *n = &lrgs(neighbor);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1195
#ifdef ASSERT
57632
9c523692db7e 6394013: C2: Remove VerifyOpto
thartmann
parents: 54669
diff changeset
  1196
        if (VerifyRegisterAllocator) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1197
          assert( _ifg->effective_degree(neighbor) == n->degree(), "" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1198
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1199
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1200
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1201
        // Check for just becoming of-low-degree just counting registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1202
        // _must_spill live ranges are already on the low degree list.
58962
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1203
        if (n->just_lo_degree() && !n->_must_spill) {
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1204
          assert(!_ifg->_yanked->test(neighbor), "Cannot move to lo degree twice");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1205
          // Pull from hi-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1206
          uint prev = n->_prev;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1207
          uint next = n->_next;
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1208
          if (prev) {
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1209
            lrgs(prev)._next = next;
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1210
          } else {
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1211
            _hi_degree = next;
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1212
          }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1213
          lrgs(next)._prev = prev;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1214
          n->_next = _lo_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1215
          _lo_degree = neighbor;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1216
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1217
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1218
    } // End of while lo-degree/lo_stk_degree worklist not empty
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1219
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1220
    // Check for got everything: is hi-degree list empty?
58962
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1221
    if (!_hi_degree) break;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1222
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1223
    // Time to pick a potential spill guy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1224
    uint lo_score = _hi_degree;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1225
    double score = lrgs(lo_score).score();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1226
    double area = lrgs(lo_score)._area;
4011
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1227
    double cost = lrgs(lo_score)._cost;
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1228
    bool bound = lrgs(lo_score)._is_bound;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1229
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1230
    // Find cheapest guy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1231
    debug_only( int lo_no_simplify=0; );
58962
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1232
    for (uint i = _hi_degree; i; i = lrgs(i)._next) {
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1233
      assert(!_ifg->_yanked->test(i), "");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1234
      // It's just vaguely possible to move hi-degree to lo-degree without
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1235
      // going through a just-lo-degree stage: If you remove a double from
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1236
      // a float live range it's degree will drop by 2 and you can skip the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1237
      // just-lo-degree stage.  It's very rare (shows up after 5000+ methods
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1238
      // in -Xcomp of Java2Demo).  So just choose this guy to simplify next.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1239
      if( lrgs(i).lo_degree() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1240
        lo_score = i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1241
        break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1242
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1243
      debug_only( if( lrgs(i)._was_lo ) lo_no_simplify=i; );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1244
      double iscore = lrgs(i).score();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1245
      double iarea = lrgs(i)._area;
4011
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1246
      double icost = lrgs(i)._cost;
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1247
      bool ibound = lrgs(i)._is_bound;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1248
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1249
      // Compare cost/area of i vs cost/area of lo_score.  Smaller cost/area
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1250
      // wins.  Ties happen because all live ranges in question have spilled
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1251
      // a few times before and the spill-score adds a huge number which
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1252
      // washes out the low order bits.  We are choosing the lesser of 2
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1253
      // evils; in this case pick largest area to spill.
4011
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1254
      // Ties also happen when live ranges are defined and used only inside
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1255
      // one block. In which case their area is 0 and score set to max.
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1256
      // In such case choose bound live range over unbound to free registers
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1257
      // or with smaller cost to spill.
58962
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1258
      if ( iscore < score ||
4011
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1259
          (iscore == score && iarea > area && lrgs(lo_score)._was_spilled2) ||
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1260
          (iscore == score && iarea == area &&
46630
75aa3e39d02c 8182299: Enable disabled clang warnings, build on OSX 10 + Xcode 8
jwilhelm
parents: 46625
diff changeset
  1261
           ( (ibound && !bound) || (ibound == bound && (icost < cost)) )) ) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1262
        lo_score = i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1263
        score = iscore;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1264
        area = iarea;
4011
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1265
        cost = icost;
3329fe39ad1a 6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents: 2573
diff changeset
  1266
        bound = ibound;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1267
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1268
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1269
    LRG *lo_lrg = &lrgs(lo_score);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1270
    // The live range we choose for spilling is either hi-degree, or very
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1271
    // rarely it can be low-degree.  If we choose a hi-degree live range
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1272
    // there better not be any lo-degree choices.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1273
    assert( lo_lrg->lo_degree() || !lo_no_simplify, "Live range was lo-degree before coalesce; should simplify" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1274
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1275
    // Pull from hi-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1276
    uint prev = lo_lrg->_prev;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1277
    uint next = lo_lrg->_next;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1278
    if( prev ) lrgs(prev)._next = next;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1279
    else _hi_degree = next;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1280
    lrgs(next)._prev = prev;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1281
    // Jam him on the lo-degree list, despite his high degree.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1282
    // Maybe he'll get a color, and maybe he'll spill.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1283
    // Only Select() will know.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1284
    lrgs(lo_score)._at_risk = true;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1285
    _lo_degree = lo_score;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1286
    lo_lrg->_next = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1287
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1288
  } // End of while not simplified everything
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1289
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1290
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1291
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1292
// Is 'reg' register legal for 'lrg'?
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1293
static bool is_legal_reg(LRG &lrg, OptoReg::Name reg, int chunk) {
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1294
  if (reg >= chunk && reg < (chunk + RegMask::CHUNK_SIZE) &&
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1295
      lrg.mask().Member(OptoReg::add(reg,-chunk))) {
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1296
    // RA uses OptoReg which represent the highest element of a registers set.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1297
    // For example, vectorX (128bit) on x86 uses [XMM,XMMb,XMMc,XMMd] set
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1298
    // in which XMMd is used by RA to represent such vectors. A double value
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1299
    // uses [XMM,XMMb] pairs and XMMb is used by RA for it.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1300
    // The register mask uses largest bits set of overlapping register sets.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1301
    // On x86 with AVX it uses 8 bits for each XMM registers set.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1302
    //
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1303
    // The 'lrg' already has cleared-to-set register mask (done in Select()
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1304
    // before calling choose_color()). Passing mask.Member(reg) check above
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1305
    // indicates that the size (num_regs) of 'reg' set is less or equal to
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1306
    // 'lrg' set size.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1307
    // For set size 1 any register which is member of 'lrg' mask is legal.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1308
    if (lrg.num_regs()==1)
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1309
      return true;
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1310
    // For larger sets only an aligned register with the same set size is legal.
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1311
    int mask = lrg.num_regs()-1;
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1312
    if ((reg&mask) == mask)
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1313
      return true;
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1314
  }
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1315
  return false;
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1316
}
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1317
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1318
// Choose a color using the biasing heuristic
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1319
OptoReg::Name PhaseChaitin::bias_color( LRG &lrg, int chunk ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1320
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1321
  // Check for "at_risk" LRG's
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1322
  uint risk_lrg = _lrg_map.find(lrg._risk_bias);
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1323
  if (risk_lrg != 0 && !_ifg->neighbors(risk_lrg)->is_empty()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1324
    // Walk the colored neighbors of the "at_risk" candidate
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1325
    // Choose a color which is both legal and already taken by a neighbor
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1326
    // of the "at_risk" candidate in order to improve the chances of the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1327
    // "at_risk" candidate of coloring
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1328
    IndexSetIterator elements(_ifg->neighbors(risk_lrg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1329
    uint datum;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1330
    while ((datum = elements.next()) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1331
      OptoReg::Name reg = lrgs(datum).reg();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1332
      // If this LRG's register is legal for us, choose it
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1333
      if (is_legal_reg(lrg, reg, chunk))
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1334
        return reg;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1335
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1336
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1337
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1338
  uint copy_lrg = _lrg_map.find(lrg._copy_bias);
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1339
  if (copy_lrg != 0) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1340
    // If he has a color,
58962
2dcfc28a314d 8233708: VectorSet cleanup
redestad
parents: 57632
diff changeset
  1341
    if(!_ifg->_yanked->test(copy_lrg)) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1342
      OptoReg::Name reg = lrgs(copy_lrg).reg();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1343
      //  And it is legal for you,
13491
6def7a824cf7 7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents: 13393
diff changeset
  1344
      if (is_legal_reg(lrg, reg, chunk))
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1345
        return reg;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1346
    } else if( chunk == 0 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1347
      // Choose a color which is legal for him
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1348
      RegMask tempmask = lrg.mask();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1349
      tempmask.AND(lrgs(copy_lrg).mask());
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1350
      tempmask.clear_to_sets(lrg.num_regs());
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1351
      OptoReg::Name reg = tempmask.find_first_set(lrg.num_regs());
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1352
      if (OptoReg::is_valid(reg))
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1353
        return reg;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1354
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1355
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1356
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1357
  // If no bias info exists, just go with the register selection ordering
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1358
  if (lrg._is_vector || lrg.num_regs() == 2) {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1359
    // Find an aligned set
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1360
    return OptoReg::add(lrg.mask().find_first_set(lrg.num_regs()),chunk);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1361
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1362
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1363
  // CNC - Fun hack.  Alternate 1st and 2nd selection.  Enables post-allocate
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1364
  // copy removal to remove many more copies, by preventing a just-assigned
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1365
  // register from being repeatedly assigned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1366
  OptoReg::Name reg = lrg.mask().find_first_elem();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1367
  if( (++_alternate & 1) && OptoReg::is_valid(reg) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1368
    // This 'Remove; find; Insert' idiom is an expensive way to find the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1369
    // SECOND element in the mask.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1370
    lrg.Remove(reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1371
    OptoReg::Name reg2 = lrg.mask().find_first_elem();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1372
    lrg.Insert(reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1373
    if( OptoReg::is_reg(reg2))
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1374
      reg = reg2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1375
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1376
  return OptoReg::add( reg, chunk );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1377
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1378
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1379
// Choose a color in the current chunk
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1380
OptoReg::Name PhaseChaitin::choose_color( LRG &lrg, int chunk ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1381
  assert( C->in_preserve_stack_slots() == 0 || chunk != 0 || lrg._is_bound || lrg.mask().is_bound1() || !lrg.mask().Member(OptoReg::Name(_matcher._old_SP-1)), "must not allocate stack0 (inside preserve area)");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1382
  assert(C->out_preserve_stack_slots() == 0 || chunk != 0 || lrg._is_bound || lrg.mask().is_bound1() || !lrg.mask().Member(OptoReg::Name(_matcher._old_SP+0)), "must not allocate stack0 (inside preserve area)");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1383
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1384
  if( lrg.num_regs() == 1 ||    // Common Case
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1385
      !lrg._fat_proj )          // Aligned+adjacent pairs ok
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1386
    // Use a heuristic to "bias" the color choice
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1387
    return bias_color(lrg, chunk);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1388
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1389
  assert(!lrg._is_vector, "should be not vector here" );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1390
  assert( lrg.num_regs() >= 2, "dead live ranges do not color" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1391
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1392
  // Fat-proj case or misaligned double argument.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1393
  assert(lrg.compute_mask_size() == lrg.num_regs() ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1394
         lrg.num_regs() == 2,"fat projs exactly color" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1395
  assert( !chunk, "always color in 1st chunk" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1396
  // Return the highest element in the set.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1397
  return lrg.mask().find_last_elem();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1398
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1399
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1400
// Select colors by re-inserting LRGs back into the IFG.  LRGs are re-inserted
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1401
// in reverse order of removal.  As long as nothing of hi-degree was yanked,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1402
// everything going back is guaranteed a color.  Select that color.  If some
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1403
// hi-degree LRG cannot get a color then we record that we must spill.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1404
uint PhaseChaitin::Select( ) {
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
  1405
  Compile::TracePhase tp("chaitinSelect", &timers[_t_chaitinSelect]);
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
  1406
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1407
  uint spill_reg = LRG::SPILL_REG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1408
  _max_reg = OptoReg::Name(0);  // Past max register used
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1409
  while( _simplified ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1410
    // Pull next LRG from the simplified list - in reverse order of removal
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1411
    uint lidx = _simplified;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1412
    LRG *lrg = &lrgs(lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1413
    _simplified = lrg->_next;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1414
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1415
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1416
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1417
    if (trace_spilling()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1418
      ttyLocker ttyl;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1419
      tty->print_cr("L%d selecting degree %d degrees_of_freedom %d", lidx, lrg->degree(),
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1420
                    lrg->degrees_of_freedom());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1421
      lrg->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1422
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1423
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1424
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1425
    // Re-insert into the IFG
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1426
    _ifg->re_insert(lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1427
    if( !lrg->alive() ) continue;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1428
    // capture allstackedness flag before mask is hacked
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1429
    const int is_allstack = lrg->mask().is_AllStack();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1430
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1431
    // Yeah, yeah, yeah, I know, I know.  I can refactor this
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1432
    // to avoid the GOTO, although the refactored code will not
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1433
    // be much clearer.  We arrive here IFF we have a stack-based
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1434
    // live range that cannot color in the current chunk, and it
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1435
    // has to move into the next free stack chunk.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1436
    int chunk = 0;              // Current chunk is first chunk
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1437
    retry_next_chunk:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1438
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1439
    // Remove neighbor colors
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1440
    IndexSet *s = _ifg->neighbors(lidx);
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1441
    debug_only(RegMask orig_mask = lrg->mask();)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1442
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1443
    if (!s->is_empty()) {
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1444
      IndexSetIterator elements(s);
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1445
      uint neighbor;
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1446
      while ((neighbor = elements.next()) != 0) {
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1447
        // Note that neighbor might be a spill_reg.  In this case, exclusion
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1448
        // of its color will be a no-op, since the spill_reg chunk is in outer
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1449
        // space.  Also, if neighbor is in a different chunk, this exclusion
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1450
        // will be a no-op.  (Later on, if lrg runs out of possible colors in
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1451
        // its chunk, a new chunk of color may be tried, in which case
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1452
        // examination of neighbors is started again, at retry_next_chunk.)
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1453
        LRG &nlrg = lrgs(neighbor);
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1454
        OptoReg::Name nreg = nlrg.reg();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1455
        // Only subtract masks in the same chunk
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1456
        if (nreg >= chunk && nreg < chunk + RegMask::CHUNK_SIZE) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1457
#ifndef PRODUCT
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1458
          uint size = lrg->mask().Size();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1459
          RegMask rm = lrg->mask();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1460
#endif
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1461
          lrg->SUBTRACT(nlrg.mask());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1462
#ifndef PRODUCT
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1463
          if (trace_spilling() && lrg->mask().Size() != size) {
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1464
            ttyLocker ttyl;
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1465
            tty->print("L%d ", lidx);
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1466
            rm.dump();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1467
            tty->print(" intersected L%d ", neighbor);
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1468
            nlrg.mask().dump();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1469
            tty->print(" removed ");
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1470
            rm.SUBTRACT(lrg->mask());
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1471
            rm.dump();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1472
            tty->print(" leaving ");
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1473
            lrg->mask().dump();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1474
            tty->cr();
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1475
          }
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1476
#endif
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1477
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1478
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1479
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1480
    //assert(is_allstack == lrg->mask().is_AllStack(), "nbrs must not change AllStackedness");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1481
    // Aligned pairs need aligned masks
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1482
    assert(!lrg->_is_vector || !lrg->_fat_proj, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1483
    if (lrg->num_regs() > 1 && !lrg->_fat_proj) {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1484
      lrg->clear_to_sets();
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1485
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1486
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1487
    // Check if a color is available and if so pick the color
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1488
    OptoReg::Name reg = choose_color( *lrg, chunk );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1489
#ifdef SPARC
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1490
    debug_only(lrg->compute_set_mask_size());
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1491
    assert(lrg->num_regs() < 2 || lrg->is_bound() || is_even(reg-1), "allocate all doubles aligned");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1492
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1493
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1494
    //---------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1495
    // If we fail to color and the AllStack flag is set, trigger
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1496
    // a chunk-rollover event
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1497
    if(!OptoReg::is_valid(OptoReg::add(reg,-chunk)) && is_allstack) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1498
      // Bump register mask up to next stack chunk
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1499
      chunk += RegMask::CHUNK_SIZE;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1500
      lrg->Set_All();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1501
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1502
      goto retry_next_chunk;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1503
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1504
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1505
    //---------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1506
    // Did we get a color?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1507
    else if( OptoReg::is_valid(reg)) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1508
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1509
      RegMask avail_rm = lrg->mask();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1510
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1511
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1512
      // Record selected register
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1513
      lrg->set_reg(reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1514
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1515
      if( reg >= _max_reg )     // Compute max register limit
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1516
        _max_reg = OptoReg::add(reg,1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1517
      // Fold reg back into normal space
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1518
      reg = OptoReg::add(reg,-chunk);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1519
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1520
      // If the live range is not bound, then we actually had some choices
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1521
      // to make.  In this case, the mask has more bits in it than the colors
2131
98f9cef66a34 6810672: Comment typos
twisti
parents: 2030
diff changeset
  1522
      // chosen.  Restrict the mask to just what was picked.
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1523
      int n_regs = lrg->num_regs();
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1524
      assert(!lrg->_is_vector || !lrg->_fat_proj, "sanity");
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1525
      if (n_regs == 1 || !lrg->_fat_proj) {
30624
2e1803c8a26d 8076276: Add support for AVX512
kvn
parents: 30239
diff changeset
  1526
        assert(!lrg->_is_vector || n_regs <= RegMask::SlotsPerVecZ, "sanity");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1527
        lrg->Clear();           // Clear the mask
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1528
        lrg->Insert(reg);       // Set regmask to match selected reg
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1529
        // For vectors and pairs, also insert the low bit of the pair
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1530
        for (int i = 1; i < n_regs; i++)
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1531
          lrg->Insert(OptoReg::add(reg,-i));
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  1532
        lrg->set_mask_size(n_regs);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1533
      } else {                  // Else fatproj
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1534
        // mask must be equal to fatproj bits, by definition
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1535
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1536
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1537
      if (trace_spilling()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1538
        ttyLocker ttyl;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1539
        tty->print("L%d selected ", lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1540
        lrg->mask().dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1541
        tty->print(" from ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1542
        avail_rm.dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1543
        tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1544
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1545
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1546
      // Note that reg is the highest-numbered register in the newly-bound mask.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1547
    } // end color available case
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1548
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1549
    //---------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1550
    // Live range is live and no colors available
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1551
    else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1552
      assert( lrg->alive(), "" );
1057
44220ef9a775 6732194: Data corruption dependent on -server/-client/-Xbatch
never
parents: 670
diff changeset
  1553
      assert( !lrg->_fat_proj || lrg->is_multidef() ||
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1554
              lrg->_def->outcnt() > 0, "fat_proj cannot spill");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1555
      assert( !orig_mask.is_AllStack(), "All Stack does not spill" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1556
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1557
      // Assign the special spillreg register
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1558
      lrg->set_reg(OptoReg::Name(spill_reg++));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1559
      // Do not empty the regmask; leave mask_size lying around
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1560
      // for use during Spilling
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1561
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1562
      if( trace_spilling() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1563
        ttyLocker ttyl;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1564
        tty->print("L%d spilling with neighbors: ", lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1565
        s->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1566
        debug_only(tty->print(" original mask: "));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1567
        debug_only(orig_mask.dump());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1568
        dump_lrg(lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1569
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1570
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1571
    } // end spill case
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1572
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1573
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1574
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1575
  return spill_reg-LRG::SPILL_REG;      // Return number of spills
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1576
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1577
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1578
// Set the 'spilled_once' or 'spilled_twice' flag on a node.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1579
void PhaseChaitin::set_was_spilled( Node *n ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1580
  if( _spilled_once.test_set(n->_idx) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1581
    _spilled_twice.set(n->_idx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1582
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1583
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1584
// Convert Ideal spill instructions into proper FramePtr + offset Loads and
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1585
// Stores.  Use-def chains are NOT preserved, but Node->LRG->reg maps are.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1586
void PhaseChaitin::fixup_spills() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1587
  // This function does only cisc spill work.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1588
  if( !UseCISCSpill ) return;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1589
26913
9ad70cd32368 8058968: Compiler time traces should be improved
shade
parents: 25930
diff changeset
  1590
  Compile::TracePhase tp("fixupSpills", &timers[_t_fixupSpills]);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1591
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1592
  // Grab the Frame Pointer
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1593
  Node *fp = _cfg.get_root_block()->head()->in(1)->in(TypeFunc::FramePtr);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1594
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1595
  // For all blocks
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1596
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1597
    Block* block = _cfg.get_block(i);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1598
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1599
    // For all instructions in block
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1600
    uint last_inst = block->end_idx();
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1601
    for (uint j = 1; j <= last_inst; j++) {
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1602
      Node* n = block->get_node(j);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1603
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1604
      // Dead instruction???
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1605
      assert( n->outcnt() != 0 ||// Nothing dead after post alloc
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1606
              C->top() == n ||  // Or the random TOP node
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1607
              n->is_Proj(),     // Or a fat-proj kill node
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1608
              "No dead instructions after post-alloc" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1609
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1610
      int inp = n->cisc_operand();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1611
      if( inp != AdlcVMDeps::Not_cisc_spillable ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1612
        // Convert operand number to edge index number
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1613
        MachNode *mach = n->as_Mach();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1614
        inp = mach->operand_index(inp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1615
        Node *src = n->in(inp);   // Value to load or store
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1616
        LRG &lrg_cisc = lrgs(_lrg_map.find_const(src));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1617
        OptoReg::Name src_reg = lrg_cisc.reg();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1618
        // Doubles record the HIGH register of an adjacent pair.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1619
        src_reg = OptoReg::add(src_reg,1-lrg_cisc.num_regs());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1620
        if( OptoReg::is_stack(src_reg) ) { // If input is on stack
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1621
          // This is a CISC Spill, get stack offset and construct new node
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1622
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1623
          if( TraceCISCSpill ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1624
            tty->print("    reg-instr:  ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1625
            n->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1626
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1627
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1628
          int stk_offset = reg2offset(src_reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1629
          // Bailout if we might exceed node limit when spilling this instruction
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1630
          C->check_node_count(0, "out of nodes fixing spills");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1631
          if (C->failing())  return;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1632
          // Transform node
25930
eae8b7490d2c 8054033: Remove unused references to Compile*
thartmann
parents: 24923
diff changeset
  1633
          MachNode *cisc = mach->cisc_version(stk_offset)->as_Mach();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1634
          cisc->set_req(inp,fp);          // Base register is frame pointer
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1635
          if( cisc->oper_input_base() > 1 && mach->oper_input_base() <= 1 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1636
            assert( cisc->oper_input_base() == 2, "Only adding one edge");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1637
            cisc->ins_req(1,src);         // Requires a memory edge
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1638
          }
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1639
          block->map_node(cisc, j);          // Insert into basic block
14623
70c4c1be0a14 7092905: C2: Keep track of the number of dead nodes
bharadwaj
parents: 13895
diff changeset
  1640
          n->subsume_by(cisc, C); // Correct graph
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1641
          //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1642
          ++_used_cisc_instructions;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1643
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1644
          if( TraceCISCSpill ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1645
            tty->print("    cisc-instr: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1646
            cisc->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1647
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1648
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1649
        } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1650
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1651
          if( TraceCISCSpill ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1652
            tty->print("    using reg-instr: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1653
            n->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1654
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1655
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1656
          ++_unused_cisc_instructions;    // input can be on stack
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1657
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1658
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1659
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1660
    } // End of for all instructions
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1661
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1662
  } // End of for all blocks
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1663
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1664
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1665
// Helper to stretch above; recursively discover the base Node for a
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1666
// given derived Node.  Easy for AddP-related machine nodes, but needs
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1667
// to be recursive for derived Phis.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1668
Node *PhaseChaitin::find_base_for_derived( Node **derived_base_map, Node *derived, uint &maxlrg ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1669
  // See if already computed; if so return it
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1670
  if( derived_base_map[derived->_idx] )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1671
    return derived_base_map[derived->_idx];
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1672
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1673
  // See if this happens to be a base.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1674
  // NOTE: we use TypePtr instead of TypeOopPtr because we can have
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1675
  // pointers derived from NULL!  These are always along paths that
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1676
  // can't happen at run-time but the optimizer cannot deduce it so
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1677
  // we have to handle it gracefully.
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1678
  assert(!derived->bottom_type()->isa_narrowoop() ||
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1679
          derived->bottom_type()->make_ptr()->is_ptr()->_offset == 0, "sanity");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1680
  const TypePtr *tj = derived->bottom_type()->isa_ptr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1681
  // If its an OOP with a non-zero offset, then it is derived.
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1682
  if( tj == NULL || tj->_offset == 0 ) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1683
    derived_base_map[derived->_idx] = derived;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1684
    return derived;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1685
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1686
  // Derived is NULL+offset?  Base is NULL!
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1687
  if( derived->is_Con() ) {
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1688
    Node *base = _matcher.mach_null();
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1689
    assert(base != NULL, "sanity");
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1690
    if (base->in(0) == NULL) {
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1691
      // Initialize it once and make it shared:
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1692
      // set control to _root and place it into Start block
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1693
      // (where top() node is placed).
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1694
      base->init_req(0, _cfg.get_root_node());
19279
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1695
      Block *startb = _cfg.get_block_for_node(C->top());
22242
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1696
      uint node_pos = startb->find_node(C->top());
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1697
      startb->insert_node(base, node_pos);
19279
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1698
      _cfg.map_node_to_block(base, startb);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1699
      assert(_lrg_map.live_range_id(base) == 0, "should not have LRG yet");
22242
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1700
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1701
      // The loadConP0 might have projection nodes depending on architecture
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1702
      // Add the projection nodes to the CFG
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1703
      for (DUIterator_Fast imax, i = base->fast_outs(imax); i < imax; i++) {
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1704
        Node* use = base->fast_out(i);
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1705
        if (use->is_MachProj()) {
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1706
          startb->insert_node(use, ++node_pos);
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1707
          _cfg.map_node_to_block(use, startb);
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1708
          new_lrg(use, maxlrg++);
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1709
        }
07e4f028ec7a 8029446: assert(_cfg.get_block_for_node(proj) == borig) failed: incorrect block for kill projections
adlertz
parents: 20007
diff changeset
  1710
      }
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1711
    }
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1712
    if (_lrg_map.live_range_id(base) == 0) {
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1713
      new_lrg(base, maxlrg++);
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1714
    }
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1715
    assert(base->in(0) == _cfg.get_root_node() && _cfg.get_block_for_node(base) == _cfg.get_block_for_node(C->top()), "base NULL should be shared");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1716
    derived_base_map[derived->_idx] = base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1717
    return base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1718
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1719
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1720
  // Check for AddP-related opcodes
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1721
  if (!derived->is_Phi()) {
33105
294e48b4f704 8080775: Better argument formatting for assert() and friends
david
parents: 32398
diff changeset
  1722
    assert(derived->as_Mach()->ideal_Opcode() == Op_AddP, "but is: %s", derived->Name());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1723
    Node *base = derived->in(AddPNode::Base);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1724
    derived_base_map[derived->_idx] = base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1725
    return base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1726
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1727
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1728
  // Recursively find bases for Phis.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1729
  // First check to see if we can avoid a base Phi here.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1730
  Node *base = find_base_for_derived( derived_base_map, derived->in(1),maxlrg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1731
  uint i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1732
  for( i = 2; i < derived->req(); i++ )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1733
    if( base != find_base_for_derived( derived_base_map,derived->in(i),maxlrg))
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1734
      break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1735
  // Went to the end without finding any different bases?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1736
  if( i == derived->req() ) {   // No need for a base Phi here
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1737
    derived_base_map[derived->_idx] = base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1738
    return base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1739
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1740
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1741
  // Now we see we need a base-Phi here to merge the bases
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1742
  const Type *t = base->bottom_type();
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24424
diff changeset
  1743
  base = new PhiNode( derived->in(0), t );
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1744
  for( i = 1; i < derived->req(); i++ ) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1745
    base->init_req(i, find_base_for_derived(derived_base_map, derived->in(i), maxlrg));
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1746
    t = t->meet(base->in(i)->bottom_type());
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1747
  }
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1748
  base->as_Phi()->set_type(t);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1749
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1750
  // Search the current block for an existing base-Phi
19279
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1751
  Block *b = _cfg.get_block_for_node(derived);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1752
  for( i = 1; i <= b->end_idx(); i++ ) {// Search for matching Phi
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1753
    Node *phi = b->get_node(i);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1754
    if( !phi->is_Phi() ) {      // Found end of Phis with no match?
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1755
      b->insert_node(base,  i); // Must insert created Phi here as base
19279
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1756
      _cfg.map_node_to_block(base, b);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1757
      new_lrg(base,maxlrg++);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1758
      break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1759
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1760
    // See if Phi matches.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1761
    uint j;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1762
    for( j = 1; j < base->req(); j++ )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1763
      if( phi->in(j) != base->in(j) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1764
          !(phi->in(j)->is_Con() && base->in(j)->is_Con()) ) // allow different NULLs
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1765
        break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1766
    if( j == base->req() ) {    // All inputs match?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1767
      base = phi;               // Then use existing 'phi' and drop 'base'
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1768
      break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1769
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1770
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1771
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1772
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1773
  // Cache info for later passes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1774
  derived_base_map[derived->_idx] = base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1775
  return base;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1776
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1777
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1778
// At each Safepoint, insert extra debug edges for each pair of derived value/
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1779
// base pointer that is live across the Safepoint for oopmap building.  The
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1780
// edge pairs get added in after sfpt->jvmtail()->oopoff(), but are in the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1781
// required edge set.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1782
bool PhaseChaitin::stretch_base_pointer_live_ranges(ResourceArea *a) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1783
  int must_recompute_live = false;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1784
  uint maxlrg = _lrg_map.max_lrg_id();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1785
  Node **derived_base_map = (Node**)a->Amalloc(sizeof(Node*)*C->unique());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1786
  memset( derived_base_map, 0, sizeof(Node*)*C->unique() );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1787
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1788
  // For all blocks in RPO do...
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1789
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1790
    Block* block = _cfg.get_block(i);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1791
    // Note use of deep-copy constructor.  I cannot hammer the original
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1792
    // liveout bits, because they are needed by the following coalesce pass.
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1793
    IndexSet liveout(_live->live(block));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1794
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1795
    for (uint j = block->end_idx() + 1; j > 1; j--) {
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1796
      Node* n = block->get_node(j - 1);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1797
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1798
      // Pre-split compares of loop-phis.  Loop-phis form a cycle we would
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1799
      // like to see in the same register.  Compare uses the loop-phi and so
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1800
      // extends its live range BUT cannot be part of the cycle.  If this
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1801
      // extended live range overlaps with the update of the loop-phi value
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1802
      // we need both alive at the same time -- which requires at least 1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1803
      // copy.  But because Intel has only 2-address registers we end up with
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1804
      // at least 2 copies, one before the loop-phi update instruction and
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1805
      // one after.  Instead we split the input to the compare just after the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1806
      // phi.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1807
      if( n->is_Mach() && n->as_Mach()->ideal_Opcode() == Op_CmpI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1808
        Node *phi = n->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1809
        if( phi->is_Phi() && phi->as_Phi()->region()->is_Loop() ) {
19279
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1810
          Block *phi_block = _cfg.get_block_for_node(phi);
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1811
          if (_cfg.get_block_for_node(phi_block->pred(2)) == block) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1812
            const RegMask *mask = C->matcher()->idealreg2spillmask[Op_RegI];
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24424
diff changeset
  1813
            Node *spill = new MachSpillCopyNode(MachSpillCopyNode::LoopPhiInput, phi, *mask, *mask);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1814
            insert_proj( phi_block, 1, spill, maxlrg++ );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1815
            n->set_req(1,spill);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1816
            must_recompute_live = true;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1817
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1818
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1819
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1820
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1821
      // Get value being defined
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1822
      uint lidx = _lrg_map.live_range_id(n);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1823
      // Ignore the occasional brand-new live range
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1824
      if (lidx && lidx < _lrg_map.max_lrg_id()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1825
        // Remove from live-out set
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1826
        liveout.remove(lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1827
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1828
        // Copies do not define a new value and so do not interfere.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1829
        // Remove the copies source from the liveout set before interfering.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1830
        uint idx = n->is_Copy();
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1831
        if (idx) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1832
          liveout.remove(_lrg_map.live_range_id(n->in(idx)));
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1833
        }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1834
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1835
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1836
      // Found a safepoint?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1837
      JVMState *jvms = n->jvms();
59081
95a99e617f28 8234003: Improve IndexSet iteration
redestad
parents: 58962
diff changeset
  1838
      if (jvms && !liveout.is_empty()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1839
        // Now scan for a live derived pointer
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1840
        IndexSetIterator elements(&liveout);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1841
        uint neighbor;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1842
        while ((neighbor = elements.next()) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1843
          // Find reaching DEF for base and derived values
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1844
          // This works because we are still in SSA during this call.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1845
          Node *derived = lrgs(neighbor)._def;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1846
          const TypePtr *tj = derived->bottom_type()->isa_ptr();
2573
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1847
          assert(!derived->bottom_type()->isa_narrowoop() ||
b5002ef26155 6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents: 2340
diff changeset
  1848
                  derived->bottom_type()->make_ptr()->is_ptr()->_offset == 0, "sanity");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1849
          // If its an OOP with a non-zero offset, then it is derived.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1850
          if( tj && tj->_offset != 0 && tj->isa_oop_ptr() ) {
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1851
            Node *base = find_base_for_derived(derived_base_map, derived, maxlrg);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1852
            assert(base->_idx < _lrg_map.size(), "");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1853
            // Add reaching DEFs of derived pointer and base pointer as a
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1854
            // pair of inputs
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1855
            n->add_req(derived);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1856
            n->add_req(base);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1857
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1858
            // See if the base pointer is already live to this point.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1859
            // Since I'm working on the SSA form, live-ness amounts to
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1860
            // reaching def's.  So if I find the base's live range then
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1861
            // I know the base's def reaches here.
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1862
            if ((_lrg_map.live_range_id(base) >= _lrg_map.max_lrg_id() || // (Brand new base (hence not live) or
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1863
                 !liveout.member(_lrg_map.live_range_id(base))) && // not live) AND
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1864
                 (_lrg_map.live_range_id(base) > 0) && // not a constant
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  1865
                 _cfg.get_block_for_node(base) != block) { // base not def'd in blk)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1866
              // Base pointer is not currently live.  Since I stretched
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1867
              // the base pointer to here and it crosses basic-block
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1868
              // boundaries, the global live info is now incorrect.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1869
              // Recompute live.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1870
              must_recompute_live = true;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1871
            } // End of if base pointer is not live to debug info
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1872
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1873
        } // End of scan all live data for derived ptrs crossing GC point
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1874
      } // End of if found a GC point
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1875
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1876
      // Make all inputs live
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1877
      if (!n->is_Phi()) {      // Phi function uses come from prior block
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1878
        for (uint k = 1; k < n->req(); k++) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1879
          uint lidx = _lrg_map.live_range_id(n->in(k));
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1880
          if (lidx < _lrg_map.max_lrg_id()) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1881
            liveout.insert(lidx);
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1882
          }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1883
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1884
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1885
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1886
    } // End of forall instructions in block
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1887
    liveout.clear();  // Free the memory used by liveout.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1888
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1889
  } // End of forall blocks
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1890
  _lrg_map.set_max_lrg_id(maxlrg);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1891
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1892
  // If I created a new live range I need to recompute live
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1893
  if (maxlrg != _ifg->_maxlrg) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1894
    must_recompute_live = true;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1895
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1896
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1897
  return must_recompute_live != 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1898
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1899
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1900
// Extend the node to LRG mapping
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1901
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1902
void PhaseChaitin::add_reference(const Node *node, const Node *old_node) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1903
  _lrg_map.extend(node->_idx, _lrg_map.live_range_id(old_node));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1904
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1905
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1906
#ifndef PRODUCT
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1907
void PhaseChaitin::dump(const Node *n) const {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1908
  uint r = (n->_idx < _lrg_map.size()) ? _lrg_map.find_const(n) : 0;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1909
  tty->print("L%d",r);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1910
  if (r && n->Opcode() != Op_Phi) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1911
    if( _node_regs ) {          // Got a post-allocation copy of allocation?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1912
      tty->print("[");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1913
      OptoReg::Name second = get_reg_second(n);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1914
      if( OptoReg::is_valid(second) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1915
        if( OptoReg::is_reg(second) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1916
          tty->print("%s:",Matcher::regName[second]);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1917
        else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1918
          tty->print("%s+%d:",OptoReg::regname(OptoReg::c_frame_pointer), reg2offset_unchecked(second));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1919
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1920
      OptoReg::Name first = get_reg_first(n);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1921
      if( OptoReg::is_reg(first) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1922
        tty->print("%s]",Matcher::regName[first]);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1923
      else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1924
         tty->print("%s+%d]",OptoReg::regname(OptoReg::c_frame_pointer), reg2offset_unchecked(first));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1925
    } else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1926
    n->out_RegMask().dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1927
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1928
  tty->print("/N%d\t",n->_idx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1929
  tty->print("%s === ", n->Name());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1930
  uint k;
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1931
  for (k = 0; k < n->req(); k++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1932
    Node *m = n->in(k);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1933
    if (!m) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1934
      tty->print("_ ");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1935
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1936
    else {
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1937
      uint r = (m->_idx < _lrg_map.size()) ? _lrg_map.find_const(m) : 0;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1938
      tty->print("L%d",r);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1939
      // Data MultiNode's can have projections with no real registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1940
      // Don't die while dumping them.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1941
      int op = n->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1942
      if( r && op != Op_Phi && op != Op_Proj && op != Op_SCMemProj) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1943
        if( _node_regs ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1944
          tty->print("[");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1945
          OptoReg::Name second = get_reg_second(n->in(k));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1946
          if( OptoReg::is_valid(second) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1947
            if( OptoReg::is_reg(second) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1948
              tty->print("%s:",Matcher::regName[second]);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1949
            else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1950
              tty->print("%s+%d:",OptoReg::regname(OptoReg::c_frame_pointer),
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1951
                         reg2offset_unchecked(second));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1952
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1953
          OptoReg::Name first = get_reg_first(n->in(k));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1954
          if( OptoReg::is_reg(first) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1955
            tty->print("%s]",Matcher::regName[first]);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1956
          else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1957
            tty->print("%s+%d]",OptoReg::regname(OptoReg::c_frame_pointer),
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1958
                       reg2offset_unchecked(first));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1959
        } else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1960
          n->in_RegMask(k).dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1961
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1962
      tty->print("/N%d ",m->_idx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1963
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1964
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1965
  if( k < n->len() && n->in(k) ) tty->print("| ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1966
  for( ; k < n->len(); k++ ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1967
    Node *m = n->in(k);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1968
    if(!m) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1969
      break;
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1970
    }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1971
    uint r = (m->_idx < _lrg_map.size()) ? _lrg_map.find_const(m) : 0;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1972
    tty->print("L%d",r);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1973
    tty->print("/N%d ",m->_idx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1974
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1975
  if( n->is_Mach() ) n->as_Mach()->dump_spec(tty);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1976
  else n->dump_spec(tty);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1977
  if( _spilled_once.test(n->_idx ) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1978
    tty->print(" Spill_1");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1979
    if( _spilled_twice.test(n->_idx ) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1980
      tty->print(" Spill_2");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1981
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1982
  tty->print("\n");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1983
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1984
19279
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1985
void PhaseChaitin::dump(const Block *b) const {
4be3c2e6663c 8022284: Hide internal data structure in PhaseCFG
adlertz
parents: 18099
diff changeset
  1986
  b->dump_head(&_cfg);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1987
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1988
  // For all instructions
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1989
  for( uint j = 0; j < b->number_of_nodes(); j++ )
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  1990
    dump(b->get_node(j));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1991
  // Print live-out info at end of block
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1992
  if( _live ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1993
    tty->print("Liveout: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1994
    IndexSet *live = _live->live(b);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1995
    IndexSetIterator elements(live);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1996
    tty->print("{");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1997
    uint i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1998
    while ((i = elements.next()) != 0) {
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  1999
      tty->print("L%d ", _lrg_map.find_const(i));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2000
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2001
    tty->print_cr("}");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2002
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2003
  tty->print("\n");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2004
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2005
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2006
void PhaseChaitin::dump() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2007
  tty->print( "--- Chaitin -- argsize: %d  framesize: %d ---\n",
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2008
              _matcher._new_SP, _framesize );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2009
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2010
  // For all blocks
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2011
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2012
    dump(_cfg.get_block(i));
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2013
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2014
  // End of per-block dump
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2015
  tty->print("\n");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2016
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2017
  if (!_ifg) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2018
    tty->print("(No IFG.)\n");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2019
    return;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2020
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2021
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2022
  // Dump LRG array
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2023
  tty->print("--- Live RanGe Array ---\n");
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2024
  for (uint i2 = 1; i2 < _lrg_map.max_lrg_id(); i2++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2025
    tty->print("L%d: ",i2);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2026
    if (i2 < _ifg->_maxlrg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2027
      lrgs(i2).dump();
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2028
    }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2029
    else {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2030
      tty->print_cr("new LRG");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2031
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2032
  }
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2033
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2034
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2035
  // Dump lo-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2036
  tty->print("Lo degree: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2037
  for(uint i3 = _lo_degree; i3; i3 = lrgs(i3)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2038
    tty->print("L%d ",i3);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2039
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2040
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2041
  // Dump lo-stk-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2042
  tty->print("Lo stk degree: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2043
  for(uint i4 = _lo_stk_degree; i4; i4 = lrgs(i4)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2044
    tty->print("L%d ",i4);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2045
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2046
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2047
  // Dump lo-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2048
  tty->print("Hi degree: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2049
  for(uint i5 = _hi_degree; i5; i5 = lrgs(i5)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2050
    tty->print("L%d ",i5);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2051
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2052
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2053
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2054
void PhaseChaitin::dump_degree_lists() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2055
  // Dump lo-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2056
  tty->print("Lo degree: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2057
  for( uint i = _lo_degree; i; i = lrgs(i)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2058
    tty->print("L%d ",i);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2059
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2060
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2061
  // Dump lo-stk-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2062
  tty->print("Lo stk degree: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2063
  for(uint i2 = _lo_stk_degree; i2; i2 = lrgs(i2)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2064
    tty->print("L%d ",i2);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2065
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2066
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2067
  // Dump lo-degree list
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2068
  tty->print("Hi degree: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2069
  for(uint i3 = _hi_degree; i3; i3 = lrgs(i3)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2070
    tty->print("L%d ",i3);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2071
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2072
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2073
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2074
void PhaseChaitin::dump_simplified() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2075
  tty->print("Simplified: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2076
  for( uint i = _simplified; i; i = lrgs(i)._next )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2077
    tty->print("L%d ",i);
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2078
  tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2079
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2080
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2081
static char *print_reg( OptoReg::Name reg, const PhaseChaitin *pc, char *buf ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2082
  if ((int)reg < 0)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2083
    sprintf(buf, "<OptoReg::%d>", (int)reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2084
  else if (OptoReg::is_reg(reg))
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2085
    strcpy(buf, Matcher::regName[reg]);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2086
  else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2087
    sprintf(buf,"%s + #%d",OptoReg::regname(OptoReg::c_frame_pointer),
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2088
            pc->reg2offset(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2089
  return buf+strlen(buf);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2090
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2091
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2092
// Dump a register name into a buffer.  Be intelligent if we get called
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2093
// before allocation is complete.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2094
char *PhaseChaitin::dump_register( const Node *n, char *buf  ) const {
54669
ad45b3802d4e 8220623: [JVMCI] Update JVMCI to support JVMCI based Compiler compiled into shared library
kvn
parents: 53487
diff changeset
  2095
  if( _node_regs ) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2096
    // Post allocation, use direct mappings, no LRG info available
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2097
    print_reg( get_reg_first(n), this, buf );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2098
  } else {
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2099
    uint lidx = _lrg_map.find_const(n); // Grab LRG number
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2100
    if( !_ifg ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2101
      sprintf(buf,"L%d",lidx);  // No register binding yet
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2102
    } else if( !lidx ) {        // Special, not allocated value
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2103
      strcpy(buf,"Special");
13104
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2104
    } else {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2105
      if (lrgs(lidx)._is_vector) {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2106
        if (lrgs(lidx).mask().is_bound_set(lrgs(lidx).num_regs()))
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2107
          print_reg( lrgs(lidx).reg(), this, buf ); // a bound machine register
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2108
        else
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2109
          sprintf(buf,"L%d",lidx); // No register binding yet
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2110
      } else if( (lrgs(lidx).num_regs() == 1)
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2111
                 ? lrgs(lidx).mask().is_bound1()
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2112
                 : lrgs(lidx).mask().is_bound_pair() ) {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2113
        // Hah!  We have a bound machine register
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2114
        print_reg( lrgs(lidx).reg(), this, buf );
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2115
      } else {
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2116
        sprintf(buf,"L%d",lidx); // No register binding yet
657b387034fb 7119644: Increase superword's vector size up to 256 bits
kvn
parents: 11794
diff changeset
  2117
      }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2118
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2119
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2120
  return buf+strlen(buf);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2121
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2122
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2123
void PhaseChaitin::dump_for_spill_split_recycle() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2124
  if( WizardMode && (PrintCompilation || PrintOpto) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2125
    // Display which live ranges need to be split and the allocator's state
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2126
    tty->print_cr("Graph-Coloring Iteration %d will split the following live ranges", _trip_cnt);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2127
    for (uint bidx = 1; bidx < _lrg_map.max_lrg_id(); bidx++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2128
      if( lrgs(bidx).alive() && lrgs(bidx).reg() >= LRG::SPILL_REG ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2129
        tty->print("L%d: ", bidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2130
        lrgs(bidx).dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2131
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2132
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2133
    tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2134
    dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2135
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2136
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2137
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2138
void PhaseChaitin::dump_frame() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2139
  const char *fp = OptoReg::regname(OptoReg::c_frame_pointer);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2140
  const TypeTuple *domain = C->tf()->domain();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2141
  const int        argcnt = domain->cnt() - TypeFunc::Parms;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2142
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2143
  // Incoming arguments in registers dump
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2144
  for( int k = 0; k < argcnt; k++ ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2145
    OptoReg::Name parmreg = _matcher._parm_regs[k].first();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2146
    if( OptoReg::is_reg(parmreg))  {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2147
      const char *reg_name = OptoReg::regname(parmreg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2148
      tty->print("#r%3.3d %s", parmreg, reg_name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2149
      parmreg = _matcher._parm_regs[k].second();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2150
      if( OptoReg::is_reg(parmreg))  {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2151
        tty->print(":%s", OptoReg::regname(parmreg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2152
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2153
      tty->print("   : parm %d: ", k);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2154
      domain->field_at(k + TypeFunc::Parms)->dump();
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2155
      tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2156
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2157
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2158
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2159
  // Check for un-owned padding above incoming args
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2160
  OptoReg::Name reg = _matcher._new_SP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2161
  if( reg > _matcher._in_arg_limit ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2162
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2163
    tty->print_cr("#r%3.3d %s+%2d: pad0, owned by CALLER", reg, fp, reg2offset_unchecked(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2164
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2165
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2166
  // Incoming argument area dump
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2167
  OptoReg::Name begin_in_arg = OptoReg::add(_matcher._old_SP,C->out_preserve_stack_slots());
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2168
  while( reg > begin_in_arg ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2169
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2170
    tty->print("#r%3.3d %s+%2d: ",reg,fp,reg2offset_unchecked(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2171
    int j;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2172
    for( j = 0; j < argcnt; j++) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2173
      if( _matcher._parm_regs[j].first() == reg ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2174
          _matcher._parm_regs[j].second() == reg ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2175
        tty->print("parm %d: ",j);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2176
        domain->field_at(j + TypeFunc::Parms)->dump();
24424
2658d7834c6e 8037816: Fix for 8036122 breaks build with Xcode5/clang
drchase
parents: 23528
diff changeset
  2177
        tty->cr();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2178
        break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2179
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2180
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2181
    if( j >= argcnt )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2182
      tty->print_cr("HOLE, owned by SELF");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2183
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2184
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2185
  // Old outgoing preserve area
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2186
  while( reg > _matcher._old_SP ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2187
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2188
    tty->print_cr("#r%3.3d %s+%2d: old out preserve",reg,fp,reg2offset_unchecked(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2189
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2190
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2191
  // Old SP
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2192
  tty->print_cr("# -- Old %s -- Framesize: %d --",fp,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2193
    reg2offset_unchecked(OptoReg::add(_matcher._old_SP,-1)) - reg2offset_unchecked(_matcher._new_SP)+jintSize);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2194
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2195
  // Preserve area dump
11794
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2196
  int fixed_slots = C->fixed_slots();
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2197
  OptoReg::Name begin_in_preserve = OptoReg::add(_matcher._old_SP, -(int)C->in_preserve_stack_slots());
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2198
  OptoReg::Name return_addr = _matcher.return_addr();
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2199
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2200
  reg = OptoReg::add(reg, -1);
11794
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2201
  while (OptoReg::is_stack(reg)) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2202
    tty->print("#r%3.3d %s+%2d: ",reg,fp,reg2offset_unchecked(reg));
11794
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2203
    if (return_addr == reg) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2204
      tty->print_cr("return address");
11794
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2205
    } else if (reg >= begin_in_preserve) {
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2206
      // Preserved slots are present on x86
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2207
      if (return_addr == OptoReg::add(reg, VMRegImpl::slots_per_word))
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2208
        tty->print_cr("saved fp register");
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2209
      else if (return_addr == OptoReg::add(reg, 2*VMRegImpl::slots_per_word) &&
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2210
               VerifyStackAtCalls)
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2211
        tty->print_cr("0xBADB100D   +VerifyStackAtCalls");
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2212
      else
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2213
        tty->print_cr("in_preserve");
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2214
    } else if ((int)OptoReg::reg2stack(reg) < fixed_slots) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2215
      tty->print_cr("Fixed slot %d", OptoReg::reg2stack(reg));
11794
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2216
    } else {
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2217
      tty->print_cr("pad2, stack alignment");
72249bf6ab83 7145346: VerifyStackAtCalls is broken
kvn
parents: 8921
diff changeset
  2218
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2219
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2220
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2221
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2222
  // Spill area dump
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2223
  reg = OptoReg::add(_matcher._new_SP, _framesize );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2224
  while( reg > _matcher._out_arg_limit ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2225
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2226
    tty->print_cr("#r%3.3d %s+%2d: spill",reg,fp,reg2offset_unchecked(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2227
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2228
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2229
  // Outgoing argument area dump
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2230
  while( reg > OptoReg::add(_matcher._new_SP, C->out_preserve_stack_slots()) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2231
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2232
    tty->print_cr("#r%3.3d %s+%2d: outgoing argument",reg,fp,reg2offset_unchecked(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2233
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2234
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2235
  // Outgoing new preserve area
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2236
  while( reg > _matcher._new_SP ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2237
    reg = OptoReg::add(reg, -1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2238
    tty->print_cr("#r%3.3d %s+%2d: new out preserve",reg,fp,reg2offset_unchecked(reg));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2239
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2240
  tty->print_cr("#");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2241
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2242
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2243
void PhaseChaitin::dump_bb( uint pre_order ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2244
  tty->print_cr("---dump of B%d---",pre_order);
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2245
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2246
    Block* block = _cfg.get_block(i);
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2247
    if (block->_pre_order == pre_order) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2248
      dump(block);
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2249
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2250
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2251
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2252
7441
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2253
void PhaseChaitin::dump_lrg( uint lidx, bool defs_only ) const {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2254
  tty->print_cr("---dump of L%d---",lidx);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2255
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2256
  if (_ifg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2257
    if (lidx >= _lrg_map.max_lrg_id()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2258
      tty->print("Attempt to print live range index beyond max live range.\n");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2259
      return;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2260
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2261
    tty->print("L%d: ",lidx);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2262
    if (lidx < _ifg->_maxlrg) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2263
      lrgs(lidx).dump();
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2264
    } else {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2265
      tty->print_cr("new LRG");
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2266
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2267
  }
7441
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2268
  if( _ifg && lidx < _ifg->_maxlrg) {
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2269
    tty->print("Neighbors: %d - ", _ifg->neighbor_cnt(lidx));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2270
    _ifg->neighbors(lidx)->dump();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2271
    tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2272
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2273
  // For all blocks
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2274
  for (uint i = 0; i < _cfg.number_of_blocks(); i++) {
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2275
    Block* block = _cfg.get_block(i);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2276
    int dump_once = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2277
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2278
    // For all instructions
19717
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  2279
    for( uint j = 0; j < block->number_of_nodes(); j++ ) {
7819ffdaf0ff 8023691: Create interface for nodes in class Block
adlertz
parents: 19334
diff changeset
  2280
      Node *n = block->get_node(j);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2281
      if (_lrg_map.find_const(n) == lidx) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2282
        if (!dump_once++) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2283
          tty->cr();
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2284
          block->dump_head(&_cfg);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2285
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2286
        dump(n);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2287
        continue;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2288
      }
7441
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2289
      if (!defs_only) {
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2290
        uint cnt = n->req();
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2291
        for( uint k = 1; k < cnt; k++ ) {
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2292
          Node *m = n->in(k);
17013
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2293
          if (!m)  {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2294
            continue;  // be robust in the dumper
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2295
          }
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2296
          if (_lrg_map.find_const(m) == lidx) {
22a05c7f3314 8011621: live_ranges_in_separate_class.patch
neliasso
parents: 14623
diff changeset
  2297
            if (!dump_once++) {
7441
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2298
              tty->cr();
19330
49d6711171e6 8023003: Cleanup the public interface to PhaseCFG
adlertz
parents: 19279
diff changeset
  2299
              block->dump_head(&_cfg);
7441
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2300
            }
47ea904dba6a 7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents: 7397
diff changeset
  2301
            dump(n);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2302
          }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2303
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2304
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2305
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2306
  } // End of per-block dump
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2307
  tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2308
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2309
#endif // not PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2310
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2311
int PhaseChaitin::_final_loads  = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2312
int PhaseChaitin::_final_stores = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2313
int PhaseChaitin::_final_memoves= 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2314
int PhaseChaitin::_final_copies = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2315
double PhaseChaitin::_final_load_cost  = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2316
double PhaseChaitin::_final_store_cost = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2317
double PhaseChaitin::_final_memove_cost= 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2318
double PhaseChaitin::_final_copy_cost  = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2319
int PhaseChaitin::_conserv_coalesce = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2320
int PhaseChaitin::_conserv_coalesce_pair = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2321
int PhaseChaitin::_conserv_coalesce_trie = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2322
int PhaseChaitin::_conserv_coalesce_quad = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2323
int PhaseChaitin::_post_alloc = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2324
int PhaseChaitin::_lost_opp_pp_coalesce = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2325
int PhaseChaitin::_lost_opp_cflow_coalesce = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2326
int PhaseChaitin::_used_cisc_instructions   = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2327
int PhaseChaitin::_unused_cisc_instructions = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2328
int PhaseChaitin::_allocator_attempts       = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2329
int PhaseChaitin::_allocator_successes      = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2330
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2331
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2332
uint PhaseChaitin::_high_pressure           = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2333
uint PhaseChaitin::_low_pressure            = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2334
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2335
void PhaseChaitin::print_chaitin_statistics() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2336
  tty->print_cr("Inserted %d spill loads, %d spill stores, %d mem-mem moves and %d copies.", _final_loads, _final_stores, _final_memoves, _final_copies);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2337
  tty->print_cr("Total load cost= %6.0f, store cost = %6.0f, mem-mem cost = %5.2f, copy cost = %5.0f.", _final_load_cost, _final_store_cost, _final_memove_cost, _final_copy_cost);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2338
  tty->print_cr("Adjusted spill cost = %7.0f.",
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2339
                _final_load_cost*4.0 + _final_store_cost  * 2.0 +
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2340
                _final_copy_cost*1.0 + _final_memove_cost*12.0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2341
  tty->print("Conservatively coalesced %d copies, %d pairs",
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2342
                _conserv_coalesce, _conserv_coalesce_pair);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2343
  if( _conserv_coalesce_trie || _conserv_coalesce_quad )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2344
    tty->print(", %d tries, %d quads", _conserv_coalesce_trie, _conserv_coalesce_quad);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2345
  tty->print_cr(", %d post alloc.", _post_alloc);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2346
  if( _lost_opp_pp_coalesce || _lost_opp_cflow_coalesce )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2347
    tty->print_cr("Lost coalesce opportunity, %d private-private, and %d cflow interfered.",
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2348
                  _lost_opp_pp_coalesce, _lost_opp_cflow_coalesce );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2349
  if( _used_cisc_instructions || _unused_cisc_instructions )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2350
    tty->print_cr("Used cisc instruction  %d,  remained in register %d",
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2351
                   _used_cisc_instructions, _unused_cisc_instructions);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2352
  if( _allocator_successes != 0 )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2353
    tty->print_cr("Average allocation trips %f", (float)_allocator_attempts/(float)_allocator_successes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2354
  tty->print_cr("High Pressure Blocks = %d, Low Pressure Blocks = %d", _high_pressure, _low_pressure);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2355
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2356
#endif // not PRODUCT