src/hotspot/cpu/aarch64/nativeInst_aarch64.cpp
author aph
Mon, 23 Apr 2018 19:32:41 +0100
changeset 49871 3325ee1c0fc4
parent 49845 c508fda31759
child 50104 4ea7917929b9
permissions -rw-r--r--
8200556: AArch64: assertion failure in slowdebug builds Reviewed-by: adinn
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     1
/*
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     2
 * Copyright (c) 1997, 2010, Oracle and/or its affiliates. All rights reserved.
49845
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
     3
 * Copyright (c) 2014, 2018, Red Hat Inc. All rights reserved.
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     4
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     5
 *
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     6
 * This code is free software; you can redistribute it and/or modify it
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     7
 * under the terms of the GNU General Public License version 2 only, as
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     8
 * published by the Free Software Foundation.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
     9
 *
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    10
 * This code is distributed in the hope that it will be useful, but WITHOUT
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    11
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    12
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    13
 * version 2 for more details (a copy is included in the LICENSE file that
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    14
 * accompanied this code).
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    15
 *
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    16
 * You should have received a copy of the GNU General Public License version
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    17
 * 2 along with this work; if not, write to the Free Software Foundation,
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    18
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    19
 *
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    20
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    21
 * or visit www.oracle.com if you need additional information or have any
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    22
 * questions.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    23
 *
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    24
 */
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    25
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    26
#include "precompiled.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    27
#include "asm/macroAssembler.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    28
#include "memory/resourceArea.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    29
#include "nativeInst_aarch64.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    30
#include "oops/oop.inline.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    31
#include "runtime/handles.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    32
#include "runtime/sharedRuntime.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    33
#include "runtime/stubRoutines.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    34
#include "utilities/ostream.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    35
#ifdef COMPILER1
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    36
#include "c1/c1_Runtime1.hpp"
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    37
#endif
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    38
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    39
void NativeCall::verify() { ; }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    40
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    41
address NativeCall::destination() const {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    42
  address addr = (address)this;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    43
  address destination = instruction_address() + displacement();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    44
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    45
  // Do we use a trampoline stub for this call?
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    46
  CodeBlob* cb = CodeCache::find_blob_unsafe(addr);   // Else we get assertion if nmethod is zombie.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    47
  assert(cb && cb->is_nmethod(), "sanity");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    48
  nmethod *nm = (nmethod *)cb;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    49
  if (nm->stub_contains(destination) && is_NativeCallTrampolineStub_at(destination)) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    50
    // Yes we do, so get the destination from the trampoline stub.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    51
    const address trampoline_stub_addr = destination;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    52
    destination = nativeCallTrampolineStub_at(trampoline_stub_addr)->destination();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    53
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    54
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    55
  return destination;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    56
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    57
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    58
// Similar to replace_mt_safe, but just changes the destination. The
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    59
// important thing is that free-running threads are able to execute this
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    60
// call instruction at all times.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    61
//
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    62
// Used in the runtime linkage of calls; see class CompiledIC.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    63
//
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    64
// Add parameter assert_lock to switch off assertion
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    65
// during code generation, where no patching lock is needed.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    66
void NativeCall::set_destination_mt_safe(address dest, bool assert_lock) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    67
  assert(!assert_lock ||
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    68
         (Patching_lock->is_locked() || SafepointSynchronize::is_at_safepoint()),
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    69
         "concurrent code patching");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    70
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    71
  ResourceMark rm;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    72
  int code_size = NativeInstruction::instruction_size;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    73
  address addr_call = addr_at(0);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    74
  assert(NativeCall::is_call_at(addr_call), "unexpected code at call site");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    75
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    76
  // Patch the constant in the call's trampoline stub.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    77
  address trampoline_stub_addr = get_trampoline();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    78
  if (trampoline_stub_addr != NULL) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    79
    assert (! is_NativeCallTrampolineStub_at(dest), "chained trampolines");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    80
    nativeCallTrampolineStub_at(trampoline_stub_addr)->set_destination(dest);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    81
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    82
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    83
  // Patch the call.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    84
  if (Assembler::reachable_from_branch_at(addr_call, dest)) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    85
    set_destination(dest);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    86
  } else {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    87
    assert (trampoline_stub_addr != NULL, "we need a trampoline");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    88
    set_destination(trampoline_stub_addr);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    89
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    90
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    91
  ICache::invalidate_range(addr_call, instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    92
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    93
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    94
address NativeCall::get_trampoline() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    95
  address call_addr = addr_at(0);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    96
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    97
  CodeBlob *code = CodeCache::find_blob(call_addr);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    98
  assert(code != NULL, "Could not find the containing code blob");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
    99
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   100
  address bl_destination
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   101
    = MacroAssembler::pd_call_destination(call_addr);
38133
78b95467b9f1 8151956: Support non-continuous CodeBlobs in HotSpot
rbackman
parents: 36060
diff changeset
   102
  if (code->contains(bl_destination) &&
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   103
      is_NativeCallTrampolineStub_at(bl_destination))
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   104
    return bl_destination;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   105
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   106
  // If the codeBlob is not a nmethod, this is because we get here from the
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   107
  // CodeBlob constructor, which is called within the nmethod constructor.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   108
  return trampoline_stub_Relocation::get_trampoline_for(call_addr, (nmethod*)code);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   109
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   110
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   111
// Inserts a native call instruction at a given pc
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   112
void NativeCall::insert(address code_pos, address entry) { Unimplemented(); }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   113
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   114
//-------------------------------------------------------------------
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   115
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   116
void NativeMovConstReg::verify() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   117
  // make sure code pattern is actually mov reg64, imm64 instructions
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   118
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   119
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   120
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   121
intptr_t NativeMovConstReg::data() const {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   122
  // das(uint64_t(instruction_address()),2);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   123
  address addr = MacroAssembler::target_addr_for_insn(instruction_address());
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   124
  if (maybe_cpool_ref(instruction_address())) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   125
    return *(intptr_t*)addr;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   126
  } else {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   127
    return (intptr_t)addr;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   128
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   129
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   130
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   131
void NativeMovConstReg::set_data(intptr_t x) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   132
  if (maybe_cpool_ref(instruction_address())) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   133
    address addr = MacroAssembler::target_addr_for_insn(instruction_address());
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   134
    *(intptr_t*)addr = x;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   135
  } else {
49845
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   136
    // Store x into the instruction stream.
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   137
    MacroAssembler::pd_patch_instruction(instruction_address(), (address)x);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   138
    ICache::invalidate_range(instruction_address(), instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   139
  }
49845
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   140
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   141
  // Find and replace the oop/metadata corresponding to this
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   142
  // instruction in oops section.
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   143
  CodeBlob* cb = CodeCache::find_blob(instruction_address());
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   144
  nmethod* nm = cb->as_nmethod_or_null();
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   145
  if (nm != NULL) {
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   146
    RelocIterator iter(nm, instruction_address(), next_instruction_address());
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   147
    while (iter.next()) {
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   148
      if (iter.type() == relocInfo::oop_type) {
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   149
        oop* oop_addr = iter.oop_reloc()->oop_addr();
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   150
        *oop_addr = cast_to_oop(x);
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   151
        break;
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   152
      } else if (iter.type() == relocInfo::metadata_type) {
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   153
        Metadata** metadata_addr = iter.metadata_reloc()->metadata_addr();
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   154
        *metadata_addr = (Metadata*)x;
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   155
        break;
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   156
      }
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   157
    }
c508fda31759 8201597: AArch64: Update relocs for CompiledDirectStaticCall
aph
parents: 48487
diff changeset
   158
  }
36060
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   159
}
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   160
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   161
void NativeMovConstReg::print() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   162
  tty->print_cr(PTR_FORMAT ": mov reg, " INTPTR_FORMAT,
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   163
                p2i(instruction_address()), data());
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   164
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   165
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   166
//-------------------------------------------------------------------
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   167
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   168
address NativeMovRegMem::instruction_address() const      { return addr_at(instruction_offset); }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   169
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   170
int NativeMovRegMem::offset() const  {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   171
  address pc = instruction_address();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   172
  unsigned insn = *(unsigned*)pc;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   173
  if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   174
    address addr = MacroAssembler::target_addr_for_insn(pc);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   175
    return *addr;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   176
  } else {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   177
    return (int)(intptr_t)MacroAssembler::target_addr_for_insn(instruction_address());
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   178
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   179
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   180
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   181
void NativeMovRegMem::set_offset(int x) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   182
  address pc = instruction_address();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   183
  unsigned insn = *(unsigned*)pc;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   184
  if (maybe_cpool_ref(pc)) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   185
    address addr = MacroAssembler::target_addr_for_insn(pc);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   186
    *(long*)addr = x;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   187
  } else {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   188
    MacroAssembler::pd_patch_instruction(pc, (address)intptr_t(x));
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   189
    ICache::invalidate_range(instruction_address(), instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   190
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   191
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   192
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   193
void NativeMovRegMem::verify() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   194
#ifdef ASSERT
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   195
  address dest = MacroAssembler::target_addr_for_insn(instruction_address());
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   196
#endif
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   197
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   198
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   199
//--------------------------------------------------------------------------------
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   200
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   201
void NativeJump::verify() { ; }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   202
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   203
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   204
void NativeJump::check_verified_entry_alignment(address entry, address verified_entry) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   205
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   206
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   207
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   208
address NativeJump::jump_destination() const          {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   209
  address dest = MacroAssembler::target_addr_for_insn(instruction_address());
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   210
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   211
  // We use jump to self as the unresolved address which the inline
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   212
  // cache code (and relocs) know about
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   213
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   214
  // return -1 if jump to self
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   215
  dest = (dest == (address) this) ? (address) -1 : dest;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   216
  return dest;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   217
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   218
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   219
void NativeJump::set_jump_destination(address dest) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   220
  // We use jump to self as the unresolved address which the inline
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   221
  // cache code (and relocs) know about
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   222
  if (dest == (address) -1)
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   223
    dest = instruction_address();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   224
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   225
  MacroAssembler::pd_patch_instruction(instruction_address(), dest);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   226
  ICache::invalidate_range(instruction_address(), instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   227
};
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   228
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   229
//-------------------------------------------------------------------
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   230
36060
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   231
address NativeGeneralJump::jump_destination() const {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   232
  NativeMovConstReg* move = nativeMovConstReg_at(instruction_address());
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   233
  address dest = (address) move->data();
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   234
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   235
  // We use jump to self as the unresolved address which the inline
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   236
  // cache code (and relocs) know about
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   237
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   238
  // return -1 if jump to self
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   239
  dest = (dest == (address) this) ? (address) -1 : dest;
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   240
  return dest;
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   241
}
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   242
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   243
void NativeGeneralJump::set_jump_destination(address dest) {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   244
  NativeMovConstReg* move = nativeMovConstReg_at(instruction_address());
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   245
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   246
  // We use jump to self as the unresolved address which the inline
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   247
  // cache code (and relocs) know about
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   248
  if (dest == (address) -1) {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   249
    dest = instruction_address();
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   250
  }
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   251
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   252
  move->set_data((uintptr_t) dest);
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   253
};
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   254
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   255
//-------------------------------------------------------------------
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   256
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   257
bool NativeInstruction::is_safepoint_poll() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   258
  // a safepoint_poll is implemented in two steps as either
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   259
  //
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   260
  // adrp(reg, polling_page);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   261
  // ldr(zr, [reg, #offset]);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   262
  //
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   263
  // or
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   264
  //
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   265
  // mov(reg, polling_page);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   266
  // ldr(zr, [reg, #offset]);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   267
  //
48127
efc459cf351e 8189596: AArch64: implementation for Thread-local handshakes
aph
parents: 47216
diff changeset
   268
  // or
efc459cf351e 8189596: AArch64: implementation for Thread-local handshakes
aph
parents: 47216
diff changeset
   269
  //
efc459cf351e 8189596: AArch64: implementation for Thread-local handshakes
aph
parents: 47216
diff changeset
   270
  // ldr(reg, [rthread, #offset]);
efc459cf351e 8189596: AArch64: implementation for Thread-local handshakes
aph
parents: 47216
diff changeset
   271
  // ldr(zr, [reg, #offset]);
efc459cf351e 8189596: AArch64: implementation for Thread-local handshakes
aph
parents: 47216
diff changeset
   272
  //
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   273
  // however, we cannot rely on the polling page address load always
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   274
  // directly preceding the read from the page. C1 does that but C2
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   275
  // has to do the load and read as two independent instruction
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   276
  // generation steps. that's because with a single macro sequence the
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   277
  // generic C2 code can only add the oop map before the mov/adrp and
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   278
  // the trap handler expects an oop map to be associated with the
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   279
  // load. with the load scheuled as a prior step the oop map goes
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   280
  // where it is needed.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   281
  //
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   282
  // so all we can do here is check that marked instruction is a load
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   283
  // word to zr
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   284
  return is_ldrw_to_zr(address(this));
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   285
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   286
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   287
bool NativeInstruction::is_adrp_at(address instr) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   288
  unsigned insn = *(unsigned*)instr;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   289
  return (Instruction_aarch64::extract(insn, 31, 24) & 0b10011111) == 0b10010000;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   290
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   291
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   292
bool NativeInstruction::is_ldr_literal_at(address instr) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   293
  unsigned insn = *(unsigned*)instr;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   294
  return (Instruction_aarch64::extract(insn, 29, 24) & 0b011011) == 0b00011000;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   295
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   296
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   297
bool NativeInstruction::is_ldrw_to_zr(address instr) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   298
  unsigned insn = *(unsigned*)instr;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   299
  return (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &&
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   300
          Instruction_aarch64::extract(insn, 4, 0) == 0b11111);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   301
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   302
36060
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   303
bool NativeInstruction::is_general_jump() {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   304
  if (is_movz()) {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   305
    NativeInstruction* inst1 = nativeInstruction_at(addr_at(instruction_size * 1));
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   306
    if (inst1->is_movk()) {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   307
      NativeInstruction* inst2 = nativeInstruction_at(addr_at(instruction_size * 2));
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   308
      if (inst2->is_movk()) {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   309
        NativeInstruction* inst3 = nativeInstruction_at(addr_at(instruction_size * 3));
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   310
        if (inst3->is_blr()) {
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   311
          return true;
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   312
        }
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   313
      }
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   314
    }
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   315
  }
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   316
  return false;
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   317
}
de5c192c2eac 8149415: [AArch64] implement JVMCI CodeInstaller
twisti
parents: 29195
diff changeset
   318
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   319
bool NativeInstruction::is_movz() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   320
  return Instruction_aarch64::extract(int_at(0), 30, 23) == 0b10100101;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   321
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   322
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   323
bool NativeInstruction::is_movk() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   324
  return Instruction_aarch64::extract(int_at(0), 30, 23) == 0b11100101;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   325
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   326
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   327
bool NativeInstruction::is_sigill_zombie_not_entrant() {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   328
  return uint_at(0) == 0xd4bbd5a1; // dcps1 #0xdead
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   329
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   330
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   331
void NativeIllegalInstruction::insert(address code_pos) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   332
  *(juint*)code_pos = 0xd4bbd5a1; // dcps1 #0xdead
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   333
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   334
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   335
//-------------------------------------------------------------------
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   336
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   337
// MT-safe inserting of a jump over a jump or a nop (used by
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   338
// nmethod::make_not_entrant_or_zombie)
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   339
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   340
void NativeJump::patch_verified_entry(address entry, address verified_entry, address dest) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   341
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   342
  assert(dest == SharedRuntime::get_handle_wrong_method_stub(), "expected fixed destination of patch");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   343
  assert(nativeInstruction_at(verified_entry)->is_jump_or_nop()
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   344
         || nativeInstruction_at(verified_entry)->is_sigill_zombie_not_entrant(),
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   345
         "Aarch64 cannot replace non-jump with jump");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   346
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   347
  // Patch this nmethod atomically.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   348
  if (Assembler::reachable_from_branch_at(verified_entry, dest)) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   349
    ptrdiff_t disp = dest - verified_entry;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   350
    guarantee(disp < 1 << 27 && disp > - (1 << 27), "branch overflow");
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   351
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   352
    unsigned int insn = (0b000101 << 26) | ((disp >> 2) & 0x3ffffff);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   353
    *(unsigned int*)verified_entry = insn;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   354
  } else {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   355
    // We use an illegal instruction for marking a method as
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   356
    // not_entrant or zombie.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   357
    NativeIllegalInstruction::insert(verified_entry);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   358
  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   359
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   360
  ICache::invalidate_range(verified_entry, instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   361
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   362
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   363
void NativeGeneralJump::verify() {  }
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   364
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   365
void NativeGeneralJump::insert_unconditional(address code_pos, address entry) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   366
  NativeGeneralJump* n_jump = (NativeGeneralJump*)code_pos;
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   367
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   368
  CodeBuffer cb(code_pos, instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   369
  MacroAssembler a(&cb);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   370
49871
3325ee1c0fc4 8200556: AArch64: assertion failure in slowdebug builds
aph
parents: 49845
diff changeset
   371
  a.movptr(rscratch1, (uintptr_t)entry);
29183
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   372
  a.br(rscratch1);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   373
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   374
  ICache::invalidate_range(code_pos, instruction_size);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   375
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   376
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   377
// MT-safe patching of a long jump instruction.
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   378
void NativeGeneralJump::replace_mt_safe(address instr_addr, address code_buffer) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   379
  ShouldNotCallThis();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   380
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   381
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   382
address NativeCallTrampolineStub::destination(nmethod *nm) const {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   383
  return ptr_at(data_offset);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   384
}
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   385
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   386
void NativeCallTrampolineStub::set_destination(address new_destination) {
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   387
  set_ptr_at(data_offset, new_destination);
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   388
  OrderAccess::release();
0cc8699f7372 8068054: AARCH64: Assembler interpreter, shared runtime
aph
parents:
diff changeset
   389
}
48487
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   390
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   391
// Generate a trampoline for a branch to dest.  If there's no need for a
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   392
// trampoline, simply patch the call directly to dest.
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   393
address NativeCall::trampoline_jump(CodeBuffer &cbuf, address dest) {
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   394
  MacroAssembler a(&cbuf);
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   395
  address stub = NULL;
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   396
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   397
  if (a.far_branches()
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   398
      && ! is_NativeCallTrampolineStub_at(instruction_address() + displacement())) {
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   399
    stub = a.emit_trampoline_stub(instruction_address() - cbuf.insts()->start(), dest);
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   400
  }
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   401
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   402
  if (stub == NULL) {
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   403
    // If we generated no stub, patch this call directly to dest.
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   404
    // This will happen if we don't need far branches or if there
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   405
    // already was a trampoline.
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   406
    set_destination(dest);
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   407
  }
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   408
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   409
  return stub;
abf1d797e380 8193260: AArch64: JVMCI: Implement trampoline calls
aph
parents: 48127
diff changeset
   410
}