hotspot/src/cpu/sparc/vm/stubGenerator_sparc.cpp
author gtriantafill
Mon, 15 May 2017 09:40:23 -0400
changeset 46462 f92a713126b1
parent 46422 6ecc7cc67619
permissions -rw-r--r--
8179903: Clean up SPARC 32-bit support Reviewed-by: gthornbr, fparain
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
46381
020219e46c86 8150388: Remove SPARC 32-bit support
gtriantafill
parents: 38246
diff changeset
     2
 * Copyright (c) 1997, 2017, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5419
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5419
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5419
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    25
#include "precompiled.hpp"
14631
526804361522 8003250: SPARC: move MacroAssembler into separate file
twisti
parents: 13952
diff changeset
    26
#include "asm/macroAssembler.inline.hpp"
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    27
#include "interpreter/interpreter.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    28
#include "nativeInst_sparc.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    29
#include "oops/instanceOop.hpp"
13728
882756847a04 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 13391
diff changeset
    30
#include "oops/method.hpp"
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    31
#include "oops/objArrayKlass.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    32
#include "oops/oop.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    33
#include "prims/methodHandles.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    34
#include "runtime/frame.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    35
#include "runtime/handles.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    36
#include "runtime/sharedRuntime.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    37
#include "runtime/stubCodeGenerator.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    38
#include "runtime/stubRoutines.hpp"
14583
d70ee55535f4 8003935: Simplify the needed includes for using Thread::current()
stefank
parents: 13952
diff changeset
    39
#include "runtime/thread.inline.hpp"
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    40
#ifdef COMPILER2
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    41
#include "opto/runtime.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6770
diff changeset
    42
#endif
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
// Declaration and definition of StubGenerator (no .hpp file).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
// For a more detailed description of the stub routine structure
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
// see the comment in stubRoutines.hpp.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
#define __ _masm->
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
#ifdef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
#define BLOCK_COMMENT(str) /* nothing */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
#define BLOCK_COMMENT(str) __ block_comment(str)
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
#define BIND(label) bind(label); BLOCK_COMMENT(#label ":")
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
// Note:  The register L7 is used as L7_thread_cache, and may not be used
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
//        any other way within this module.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
static const Register& Lstub_temp = L2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
// -------------------------------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
// Stub Code definitions
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
class StubGenerator: public StubCodeGenerator {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
 private:
489c9b5090e2 Initial load
duke
parents:
diff changeset
    69
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
#ifdef PRODUCT
24326
d3fdd5c16fe0 8022070: Compilation error in stubGenerator_sparc.cpp with some compilers
mikael
parents: 22505
diff changeset
    71
#define inc_counter_np(a,b,c)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
#define inc_counter_np(counter, t1, t2) \
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
  BLOCK_COMMENT("inc_counter " #counter); \
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
    75
  __ inc_counter(&counter, t1, t2);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
  //----------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
  // Call stubs are used to call Java from C
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
  address generate_call_stub(address& return_pc) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
    StubCodeMark mark(this, "StubRoutines", "call_stub");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
    // Incoming arguments:
489c9b5090e2 Initial load
duke
parents:
diff changeset
    86
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
    87
    // o0         : call wrapper address
489c9b5090e2 Initial load
duke
parents:
diff changeset
    88
    // o1         : result (address)
489c9b5090e2 Initial load
duke
parents:
diff changeset
    89
    // o2         : result type
489c9b5090e2 Initial load
duke
parents:
diff changeset
    90
    // o3         : method
489c9b5090e2 Initial load
duke
parents:
diff changeset
    91
    // o4         : (interpreter) entry point
489c9b5090e2 Initial load
duke
parents:
diff changeset
    92
    // o5         : parameters (address)
489c9b5090e2 Initial load
duke
parents:
diff changeset
    93
    // [sp + 0x5c]: parameter size (in words)
489c9b5090e2 Initial load
duke
parents:
diff changeset
    94
    // [sp + 0x60]: thread
489c9b5090e2 Initial load
duke
parents:
diff changeset
    95
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
    96
    // +---------------+ <--- sp + 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
    97
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
    98
    // . reg save area .
489c9b5090e2 Initial load
duke
parents:
diff changeset
    99
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   100
    // +---------------+ <--- sp + 0x40
489c9b5090e2 Initial load
duke
parents:
diff changeset
   101
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   102
    // . extra 7 slots .
489c9b5090e2 Initial load
duke
parents:
diff changeset
   103
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   104
    // +---------------+ <--- sp + 0x5c
489c9b5090e2 Initial load
duke
parents:
diff changeset
   105
    // |  param. size  |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   106
    // +---------------+ <--- sp + 0x60
489c9b5090e2 Initial load
duke
parents:
diff changeset
   107
    // |    thread     |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   108
    // +---------------+
489c9b5090e2 Initial load
duke
parents:
diff changeset
   109
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   110
489c9b5090e2 Initial load
duke
parents:
diff changeset
   111
    // note: if the link argument position changes, adjust
489c9b5090e2 Initial load
duke
parents:
diff changeset
   112
    //       the code in frame::entry_frame_call_wrapper()
489c9b5090e2 Initial load
duke
parents:
diff changeset
   113
489c9b5090e2 Initial load
duke
parents:
diff changeset
   114
    const Argument link           = Argument(0, false); // used only for GC
489c9b5090e2 Initial load
duke
parents:
diff changeset
   115
    const Argument result         = Argument(1, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   116
    const Argument result_type    = Argument(2, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   117
    const Argument method         = Argument(3, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   118
    const Argument entry_point    = Argument(4, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   119
    const Argument parameters     = Argument(5, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   120
    const Argument parameter_size = Argument(6, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   121
    const Argument thread         = Argument(7, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   122
489c9b5090e2 Initial load
duke
parents:
diff changeset
   123
    // setup thread register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   124
    __ ld_ptr(thread.as_address(), G2_thread);
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
   125
    __ reinit_heapbase();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   126
489c9b5090e2 Initial load
duke
parents:
diff changeset
   127
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   128
    // make sure we have no pending exceptions
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
    { const Register t = G3_scratch;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   130
      Label L;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   131
      __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), t);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   132
      __ br_null_short(t, Assembler::pt, L);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   133
      __ stop("StubRoutines::call_stub: entered with pending exception");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   134
      __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   135
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   136
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   137
489c9b5090e2 Initial load
duke
parents:
diff changeset
   138
    // create activation frame & allocate space for parameters
489c9b5090e2 Initial load
duke
parents:
diff changeset
   139
    { const Register t = G3_scratch;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   140
      __ ld_ptr(parameter_size.as_address(), t);                // get parameter size (in words)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   141
      __ add(t, frame::memory_parameter_word_sp_offset, t);     // add space for save area (in words)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   142
      __ round_to(t, WordsPerLong);                             // make sure it is multiple of 2 (in words)
5419
f2e8cc8c12ea 6943304: remove tagged stack interpreter
twisti
parents: 5416
diff changeset
   143
      __ sll(t, Interpreter::logStackElementSize, t);           // compute number of bytes
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   144
      __ neg(t);                                                // negate so it can be used with save
489c9b5090e2 Initial load
duke
parents:
diff changeset
   145
      __ save(SP, t, SP);                                       // setup new frame
489c9b5090e2 Initial load
duke
parents:
diff changeset
   146
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   147
489c9b5090e2 Initial load
duke
parents:
diff changeset
   148
    // +---------------+ <--- sp + 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   149
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   150
    // . reg save area .
489c9b5090e2 Initial load
duke
parents:
diff changeset
   151
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   152
    // +---------------+ <--- sp + 0x40
489c9b5090e2 Initial load
duke
parents:
diff changeset
   153
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   154
    // . extra 7 slots .
489c9b5090e2 Initial load
duke
parents:
diff changeset
   155
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   156
    // +---------------+ <--- sp + 0x5c
489c9b5090e2 Initial load
duke
parents:
diff changeset
   157
    // |  empty slot   |      (only if parameter size is even)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   158
    // +---------------+
489c9b5090e2 Initial load
duke
parents:
diff changeset
   159
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   160
    // .  parameters   .
489c9b5090e2 Initial load
duke
parents:
diff changeset
   161
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   162
    // +---------------+ <--- fp + 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   163
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   164
    // . reg save area .
489c9b5090e2 Initial load
duke
parents:
diff changeset
   165
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   166
    // +---------------+ <--- fp + 0x40
489c9b5090e2 Initial load
duke
parents:
diff changeset
   167
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   168
    // . extra 7 slots .
489c9b5090e2 Initial load
duke
parents:
diff changeset
   169
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   170
    // +---------------+ <--- fp + 0x5c
489c9b5090e2 Initial load
duke
parents:
diff changeset
   171
    // |  param. size  |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   172
    // +---------------+ <--- fp + 0x60
489c9b5090e2 Initial load
duke
parents:
diff changeset
   173
    // |    thread     |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   174
    // +---------------+
489c9b5090e2 Initial load
duke
parents:
diff changeset
   175
    // |               |
489c9b5090e2 Initial load
duke
parents:
diff changeset
   176
489c9b5090e2 Initial load
duke
parents:
diff changeset
   177
    // pass parameters if any
489c9b5090e2 Initial load
duke
parents:
diff changeset
   178
    BLOCK_COMMENT("pass parameters if any");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   179
    { const Register src = parameters.as_in().as_register();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   180
      const Register dst = Lentry_args;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   181
      const Register tmp = G3_scratch;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   182
      const Register cnt = G4_scratch;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   183
489c9b5090e2 Initial load
duke
parents:
diff changeset
   184
      // test if any parameters & setup of Lentry_args
489c9b5090e2 Initial load
duke
parents:
diff changeset
   185
      Label exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   186
      __ ld_ptr(parameter_size.as_in().as_address(), cnt);      // parameter counter
489c9b5090e2 Initial load
duke
parents:
diff changeset
   187
      __ add( FP, STACK_BIAS, dst );
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   188
      __ cmp_zero_and_br(Assembler::zero, cnt, exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   189
      __ delayed()->sub(dst, BytesPerWord, dst);                 // setup Lentry_args
489c9b5090e2 Initial load
duke
parents:
diff changeset
   190
489c9b5090e2 Initial load
duke
parents:
diff changeset
   191
      // copy parameters if any
489c9b5090e2 Initial load
duke
parents:
diff changeset
   192
      Label loop;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   193
      __ BIND(loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   194
      // Store parameter value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   195
      __ ld_ptr(src, 0, tmp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   196
      __ add(src, BytesPerWord, src);
5419
f2e8cc8c12ea 6943304: remove tagged stack interpreter
twisti
parents: 5416
diff changeset
   197
      __ st_ptr(tmp, dst, 0);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   198
      __ deccc(cnt);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   199
      __ br(Assembler::greater, false, Assembler::pt, loop);
5419
f2e8cc8c12ea 6943304: remove tagged stack interpreter
twisti
parents: 5416
diff changeset
   200
      __ delayed()->sub(dst, Interpreter::stackElementSize, dst);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   201
489c9b5090e2 Initial load
duke
parents:
diff changeset
   202
      // done
489c9b5090e2 Initial load
duke
parents:
diff changeset
   203
      __ BIND(exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   204
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   205
489c9b5090e2 Initial load
duke
parents:
diff changeset
   206
    // setup parameters, method & call Java function
489c9b5090e2 Initial load
duke
parents:
diff changeset
   207
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   208
    // layout_activation_impl checks it's notion of saved SP against
489c9b5090e2 Initial load
duke
parents:
diff changeset
   209
    // this register, so if this changes update it as well.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   210
    const Register saved_SP = Lscratch;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   211
    __ mov(SP, saved_SP);                               // keep track of SP before call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   212
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   213
489c9b5090e2 Initial load
duke
parents:
diff changeset
   214
    // setup parameters
489c9b5090e2 Initial load
duke
parents:
diff changeset
   215
    const Register t = G3_scratch;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   216
    __ ld_ptr(parameter_size.as_in().as_address(), t); // get parameter size (in words)
5419
f2e8cc8c12ea 6943304: remove tagged stack interpreter
twisti
parents: 5416
diff changeset
   217
    __ sll(t, Interpreter::logStackElementSize, t);    // compute number of bytes
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   218
    __ sub(FP, t, Gargs);                              // setup parameter pointer
489c9b5090e2 Initial load
duke
parents:
diff changeset
   219
    __ add( Gargs, STACK_BIAS, Gargs );                // Account for LP64 stack bias
489c9b5090e2 Initial load
duke
parents:
diff changeset
   220
    __ mov(SP, O5_savedSP);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   221
489c9b5090e2 Initial load
duke
parents:
diff changeset
   222
489c9b5090e2 Initial load
duke
parents:
diff changeset
   223
    // do the call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   224
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   225
    // the following register must be setup:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   226
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   227
    // G2_thread
489c9b5090e2 Initial load
duke
parents:
diff changeset
   228
    // G5_method
489c9b5090e2 Initial load
duke
parents:
diff changeset
   229
    // Gargs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   230
    BLOCK_COMMENT("call Java function");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   231
    __ jmpl(entry_point.as_in().as_register(), G0, O7);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   232
    __ delayed()->mov(method.as_in().as_register(), G5_method);   // setup method
489c9b5090e2 Initial load
duke
parents:
diff changeset
   233
489c9b5090e2 Initial load
duke
parents:
diff changeset
   234
    BLOCK_COMMENT("call_stub_return_address:");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   235
    return_pc = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   236
489c9b5090e2 Initial load
duke
parents:
diff changeset
   237
    // The callee, if it wasn't interpreted, can return with SP changed so
489c9b5090e2 Initial load
duke
parents:
diff changeset
   238
    // we can no longer assert of change of SP.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   239
489c9b5090e2 Initial load
duke
parents:
diff changeset
   240
    // store result depending on type
489c9b5090e2 Initial load
duke
parents:
diff changeset
   241
    // (everything that is not T_OBJECT, T_LONG, T_FLOAT, or T_DOUBLE
489c9b5090e2 Initial load
duke
parents:
diff changeset
   242
    //  is treated as T_INT)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   243
    { const Register addr = result     .as_in().as_register();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   244
      const Register type = result_type.as_in().as_register();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   245
      Label is_long, is_float, is_double, is_object, exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   246
      __            cmp(type, T_OBJECT);  __ br(Assembler::equal, false, Assembler::pn, is_object);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   247
      __ delayed()->cmp(type, T_FLOAT);   __ br(Assembler::equal, false, Assembler::pn, is_float);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   248
      __ delayed()->cmp(type, T_DOUBLE);  __ br(Assembler::equal, false, Assembler::pn, is_double);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   249
      __ delayed()->cmp(type, T_LONG);    __ br(Assembler::equal, false, Assembler::pn, is_long);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   250
      __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   251
489c9b5090e2 Initial load
duke
parents:
diff changeset
   252
      // store int result
489c9b5090e2 Initial load
duke
parents:
diff changeset
   253
      __ st(O0, addr, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   254
489c9b5090e2 Initial load
duke
parents:
diff changeset
   255
      __ BIND(exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   256
      __ ret();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   257
      __ delayed()->restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   258
489c9b5090e2 Initial load
duke
parents:
diff changeset
   259
      __ BIND(is_object);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   260
      __ ba(exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   261
      __ delayed()->st_ptr(O0, addr, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   262
489c9b5090e2 Initial load
duke
parents:
diff changeset
   263
      __ BIND(is_float);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   264
      __ ba(exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   265
      __ delayed()->stf(FloatRegisterImpl::S, F0, addr, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   266
489c9b5090e2 Initial load
duke
parents:
diff changeset
   267
      __ BIND(is_double);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   268
      __ ba(exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   269
      __ delayed()->stf(FloatRegisterImpl::D, F0, addr, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   270
489c9b5090e2 Initial load
duke
parents:
diff changeset
   271
      __ BIND(is_long);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   272
      __ ba(exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   273
      __ delayed()->st_long(O0, addr, G0);      // store entire long
489c9b5090e2 Initial load
duke
parents:
diff changeset
   274
     }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   275
     return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   276
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   277
489c9b5090e2 Initial load
duke
parents:
diff changeset
   278
489c9b5090e2 Initial load
duke
parents:
diff changeset
   279
  //----------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   280
  // Return point for a Java call if there's an exception thrown in Java code.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   281
  // The exception is caught and transformed into a pending exception stored in
489c9b5090e2 Initial load
duke
parents:
diff changeset
   282
  // JavaThread that can be tested from within the VM.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   283
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   284
  // Oexception: exception oop
489c9b5090e2 Initial load
duke
parents:
diff changeset
   285
489c9b5090e2 Initial load
duke
parents:
diff changeset
   286
  address generate_catch_exception() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   287
    StubCodeMark mark(this, "StubRoutines", "catch_exception");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   288
489c9b5090e2 Initial load
duke
parents:
diff changeset
   289
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   290
    // verify that thread corresponds
489c9b5090e2 Initial load
duke
parents:
diff changeset
   291
    __ verify_thread();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   292
489c9b5090e2 Initial load
duke
parents:
diff changeset
   293
    const Register& temp_reg = Gtemp;
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   294
    Address pending_exception_addr    (G2_thread, Thread::pending_exception_offset());
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   295
    Address exception_file_offset_addr(G2_thread, Thread::exception_file_offset   ());
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   296
    Address exception_line_offset_addr(G2_thread, Thread::exception_line_offset   ());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   297
489c9b5090e2 Initial load
duke
parents:
diff changeset
   298
    // set pending exception
489c9b5090e2 Initial load
duke
parents:
diff changeset
   299
    __ verify_oop(Oexception);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   300
    __ st_ptr(Oexception, pending_exception_addr);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   301
    __ set((intptr_t)__FILE__, temp_reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   302
    __ st_ptr(temp_reg, exception_file_offset_addr);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   303
    __ set((intptr_t)__LINE__, temp_reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   304
    __ st(temp_reg, exception_line_offset_addr);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   305
489c9b5090e2 Initial load
duke
parents:
diff changeset
   306
    // complete return to VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
   307
    assert(StubRoutines::_call_stub_return_address != NULL, "must have been generated before");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   308
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   309
    AddressLiteral stub_ret(StubRoutines::_call_stub_return_address);
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   310
    __ jump_to(stub_ret, temp_reg);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   311
    __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   312
489c9b5090e2 Initial load
duke
parents:
diff changeset
   313
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   314
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   315
489c9b5090e2 Initial load
duke
parents:
diff changeset
   316
489c9b5090e2 Initial load
duke
parents:
diff changeset
   317
  //----------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   318
  // Continuation point for runtime calls returning with a pending exception
489c9b5090e2 Initial load
duke
parents:
diff changeset
   319
  // The pending exception check happened in the runtime or native call stub
489c9b5090e2 Initial load
duke
parents:
diff changeset
   320
  // The pending exception in Thread is converted into a Java-level exception
489c9b5090e2 Initial load
duke
parents:
diff changeset
   321
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   322
  // Contract with Java-level exception handler: O0 = exception
489c9b5090e2 Initial load
duke
parents:
diff changeset
   323
  //                                             O1 = throwing pc
489c9b5090e2 Initial load
duke
parents:
diff changeset
   324
489c9b5090e2 Initial load
duke
parents:
diff changeset
   325
  address generate_forward_exception() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   326
    StubCodeMark mark(this, "StubRoutines", "forward_exception");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   327
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   328
489c9b5090e2 Initial load
duke
parents:
diff changeset
   329
    // Upon entry, O7 has the return address returning into Java
489c9b5090e2 Initial load
duke
parents:
diff changeset
   330
    // (interpreted or compiled) code; i.e. the return address
489c9b5090e2 Initial load
duke
parents:
diff changeset
   331
    // becomes the throwing pc.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   332
489c9b5090e2 Initial load
duke
parents:
diff changeset
   333
    const Register& handler_reg = Gtemp;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   334
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   335
    Address exception_addr(G2_thread, Thread::pending_exception_offset());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   336
489c9b5090e2 Initial load
duke
parents:
diff changeset
   337
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   338
    // make sure that this code is only executed if there is a pending exception
489c9b5090e2 Initial load
duke
parents:
diff changeset
   339
    { Label L;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   340
      __ ld_ptr(exception_addr, Gtemp);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   341
      __ br_notnull_short(Gtemp, Assembler::pt, L);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   342
      __ stop("StubRoutines::forward exception: no pending exception (1)");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   343
      __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   344
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   345
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   346
489c9b5090e2 Initial load
duke
parents:
diff changeset
   347
    // compute exception handler into handler_reg
489c9b5090e2 Initial load
duke
parents:
diff changeset
   348
    __ get_thread();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   349
    __ ld_ptr(exception_addr, Oexception);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   350
    __ verify_oop(Oexception);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   351
    __ save_frame(0);             // compensates for compiler weakness
489c9b5090e2 Initial load
duke
parents:
diff changeset
   352
    __ add(O7->after_save(), frame::pc_return_offset, Lscratch); // save the issuing PC
489c9b5090e2 Initial load
duke
parents:
diff changeset
   353
    BLOCK_COMMENT("call exception_handler_for_return_address");
5046
27e801a857cb 6919934: JSR 292 needs to support x86 C1
twisti
parents: 4645
diff changeset
   354
    __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, SharedRuntime::exception_handler_for_return_address), G2_thread, Lscratch);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   355
    __ mov(O0, handler_reg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   356
    __ restore();                 // compensates for compiler weakness
489c9b5090e2 Initial load
duke
parents:
diff changeset
   357
489c9b5090e2 Initial load
duke
parents:
diff changeset
   358
    __ ld_ptr(exception_addr, Oexception);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   359
    __ add(O7, frame::pc_return_offset, Oissuing_pc); // save the issuing PC
489c9b5090e2 Initial load
duke
parents:
diff changeset
   360
489c9b5090e2 Initial load
duke
parents:
diff changeset
   361
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   362
    // make sure exception is set
489c9b5090e2 Initial load
duke
parents:
diff changeset
   363
    { Label L;
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   364
      __ br_notnull_short(Oexception, Assembler::pt, L);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   365
      __ stop("StubRoutines::forward exception: no pending exception (2)");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   366
      __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   367
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   368
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
   369
    // jump to exception handler
489c9b5090e2 Initial load
duke
parents:
diff changeset
   370
    __ jmp(handler_reg, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   371
    // clear pending exception
489c9b5090e2 Initial load
duke
parents:
diff changeset
   372
    __ delayed()->st_ptr(G0, exception_addr);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   373
489c9b5090e2 Initial load
duke
parents:
diff changeset
   374
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   375
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   376
18740
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   377
  // Safefetch stubs.
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   378
  void generate_safefetch(const char* name, int size, address* entry,
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   379
                          address* fault_pc, address* continuation_pc) {
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   380
    // safefetch signatures:
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   381
    //   int      SafeFetch32(int*      adr, int      errValue);
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   382
    //   intptr_t SafeFetchN (intptr_t* adr, intptr_t errValue);
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   383
    //
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   384
    // arguments:
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   385
    //   o0 = adr
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   386
    //   o1 = errValue
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   387
    //
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   388
    // result:
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   389
    //   o0  = *adr or errValue
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   390
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   391
    StubCodeMark mark(this, "StubRoutines", name);
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   392
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   393
    // Entry point, pc or function descriptor.
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   394
    __ align(CodeEntryAlignment);
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   395
    *entry = __ pc();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   396
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   397
    __ mov(O0, G1);  // g1 = o0
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   398
    __ mov(O1, O0);  // o0 = o1
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   399
    // Load *adr into c_rarg1, may fault.
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   400
    *fault_pc = __ pc();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   401
    switch (size) {
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   402
      case 4:
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   403
        // int32_t
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   404
        __ ldsw(G1, 0, O0);  // o0 = [g1]
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   405
        break;
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   406
      case 8:
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   407
        // int64_t
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   408
        __ ldx(G1, 0, O0);   // o0 = [g1]
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   409
        break;
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   410
      default:
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   411
        ShouldNotReachHere();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   412
    }
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   413
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   414
    // return errValue or *adr
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   415
    *continuation_pc = __ pc();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   416
    // By convention with the trap handler we ensure there is a non-CTI
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   417
    // instruction in the trap shadow.
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   418
    __ nop();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   419
    __ retl();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   420
    __ delayed()->nop();
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
   421
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   422
489c9b5090e2 Initial load
duke
parents:
diff changeset
   423
  //------------------------------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   424
  // Continuation point for throwing of implicit exceptions that are not handled in
489c9b5090e2 Initial load
duke
parents:
diff changeset
   425
  // the current activation. Fabricates an exception oop and initiates normal
489c9b5090e2 Initial load
duke
parents:
diff changeset
   426
  // exception dispatching in this frame. Only callee-saved registers are preserved
489c9b5090e2 Initial load
duke
parents:
diff changeset
   427
  // (through the normal register window / RegisterMap handling).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   428
  // If the compiler needs all registers to be preserved between the fault
489c9b5090e2 Initial load
duke
parents:
diff changeset
   429
  // point and the exception handler then it must assume responsibility for that in
489c9b5090e2 Initial load
duke
parents:
diff changeset
   430
  // AbstractCompiler::continuation_for_implicit_null_exception or
489c9b5090e2 Initial load
duke
parents:
diff changeset
   431
  // continuation_for_implicit_division_by_zero_exception. All other implicit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   432
  // exceptions (e.g., NullPointerException or AbstractMethodError on entry) are
489c9b5090e2 Initial load
duke
parents:
diff changeset
   433
  // either at call sites or otherwise assume that stack unwinding will be initiated,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   434
  // so caller saved registers were assumed volatile in the compiler.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   435
489c9b5090e2 Initial load
duke
parents:
diff changeset
   436
  // Note that we generate only this stub into a RuntimeStub, because it needs to be
489c9b5090e2 Initial load
duke
parents:
diff changeset
   437
  // properly traversed and ignored during GC, so we change the meaning of the "__"
489c9b5090e2 Initial load
duke
parents:
diff changeset
   438
  // macro within this method.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   439
#undef __
489c9b5090e2 Initial load
duke
parents:
diff changeset
   440
#define __ masm->
489c9b5090e2 Initial load
duke
parents:
diff changeset
   441
10545
fec876499aae 7088020: SEGV in JNIHandleBlock::release_block
never
parents: 10512
diff changeset
   442
  address generate_throw_exception(const char* name, address runtime_entry,
10004
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   443
                                   Register arg1 = noreg, Register arg2 = noreg) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   444
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   445
    int insts_size = VerifyThread ? 1 * K : 600;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   446
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   447
    int insts_size = VerifyThread ? 1 * K : 256;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   448
#endif /* ASSERT */
489c9b5090e2 Initial load
duke
parents:
diff changeset
   449
    int locs_size  = 32;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   450
489c9b5090e2 Initial load
duke
parents:
diff changeset
   451
    CodeBuffer      code(name, insts_size, locs_size);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   452
    MacroAssembler* masm = new MacroAssembler(&code);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   453
489c9b5090e2 Initial load
duke
parents:
diff changeset
   454
    __ verify_thread();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   455
489c9b5090e2 Initial load
duke
parents:
diff changeset
   456
    // This is an inlined and slightly modified version of call_VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
   457
    // which has the ability to fetch the return PC out of thread-local storage
489c9b5090e2 Initial load
duke
parents:
diff changeset
   458
    __ assert_not_delayed();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   459
489c9b5090e2 Initial load
duke
parents:
diff changeset
   460
    // Note that we always push a frame because on the SPARC
489c9b5090e2 Initial load
duke
parents:
diff changeset
   461
    // architecture, for all of our implicit exception kinds at call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   462
    // sites, the implicit exception is taken before the callee frame
489c9b5090e2 Initial load
duke
parents:
diff changeset
   463
    // is pushed.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   464
    __ save_frame(0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   465
489c9b5090e2 Initial load
duke
parents:
diff changeset
   466
    int frame_complete = __ offset();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   467
489c9b5090e2 Initial load
duke
parents:
diff changeset
   468
    // Note that we always have a runtime stub frame on the top of stack by this point
489c9b5090e2 Initial load
duke
parents:
diff changeset
   469
    Register last_java_sp = SP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   470
    // 64-bit last_java_sp is biased!
489c9b5090e2 Initial load
duke
parents:
diff changeset
   471
    __ set_last_Java_frame(last_java_sp, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   472
    if (VerifyThread)  __ mov(G2_thread, O0); // about to be smashed; pass early
489c9b5090e2 Initial load
duke
parents:
diff changeset
   473
    __ save_thread(noreg);
10004
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   474
    if (arg1 != noreg) {
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   475
      assert(arg2 != O1, "clobbered");
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   476
      __ mov(arg1, O1);
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   477
    }
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   478
    if (arg2 != noreg) {
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   479
      __ mov(arg2, O2);
190e88f7edd1 7055355: JSR 292: crash while throwing WrongMethodTypeException
never
parents: 8498
diff changeset
   480
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   481
    // do the call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   482
    BLOCK_COMMENT("call runtime_entry");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   483
    __ call(runtime_entry, relocInfo::runtime_call_type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   484
    if (!VerifyThread)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   485
      __ delayed()->mov(G2_thread, O0);  // pass thread as first argument
489c9b5090e2 Initial load
duke
parents:
diff changeset
   486
    else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   487
      __ delayed()->nop();             // (thread already passed)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   488
    __ restore_thread(noreg);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   489
    __ reset_last_Java_frame();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   490
489c9b5090e2 Initial load
duke
parents:
diff changeset
   491
    // check for pending exceptions. use Gtemp as scratch register.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   492
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   493
    Label L;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   494
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   495
    Address exception_addr(G2_thread, Thread::pending_exception_offset());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   496
    Register scratch_reg = Gtemp;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   497
    __ ld_ptr(exception_addr, scratch_reg);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   498
    __ br_notnull_short(scratch_reg, Assembler::pt, L);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   499
    __ should_not_reach_here();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   500
    __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   501
#endif // ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   502
    BLOCK_COMMENT("call forward_exception_entry");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   503
    __ call(StubRoutines::forward_exception_entry(), relocInfo::runtime_call_type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   504
    // we use O7 linkage so that forward_exception_entry has the issuing PC
489c9b5090e2 Initial load
duke
parents:
diff changeset
   505
    __ delayed()->restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   506
489c9b5090e2 Initial load
duke
parents:
diff changeset
   507
    RuntimeStub* stub = RuntimeStub::new_runtime_stub(name, &code, frame_complete, masm->total_frame_size_in_bytes(0), NULL, false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   508
    return stub->entry_point();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   509
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   510
489c9b5090e2 Initial load
duke
parents:
diff changeset
   511
#undef __
489c9b5090e2 Initial load
duke
parents:
diff changeset
   512
#define __ _masm->
489c9b5090e2 Initial load
duke
parents:
diff changeset
   513
489c9b5090e2 Initial load
duke
parents:
diff changeset
   514
489c9b5090e2 Initial load
duke
parents:
diff changeset
   515
  // Generate a routine that sets all the registers so we
489c9b5090e2 Initial load
duke
parents:
diff changeset
   516
  // can tell if the stop routine prints them correctly.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   517
  address generate_test_stop() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   518
    StubCodeMark mark(this, "StubRoutines", "test_stop");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   519
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   520
489c9b5090e2 Initial load
duke
parents:
diff changeset
   521
    int i;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   522
489c9b5090e2 Initial load
duke
parents:
diff changeset
   523
    __ save_frame(0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   524
489c9b5090e2 Initial load
duke
parents:
diff changeset
   525
    static jfloat zero = 0.0, one = 1.0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   526
489c9b5090e2 Initial load
duke
parents:
diff changeset
   527
    // put addr in L0, then load through L0 to F0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   528
    __ set((intptr_t)&zero, L0);  __ ldf( FloatRegisterImpl::S, L0, 0, F0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   529
    __ set((intptr_t)&one,  L0);  __ ldf( FloatRegisterImpl::S, L0, 0, F1); // 1.0 to F1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   530
489c9b5090e2 Initial load
duke
parents:
diff changeset
   531
    // use add to put 2..18 in F2..F18
489c9b5090e2 Initial load
duke
parents:
diff changeset
   532
    for ( i = 2;  i <= 18;  ++i ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   533
      __ fadd( FloatRegisterImpl::S, F1, as_FloatRegister(i-1),  as_FloatRegister(i));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   534
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   535
489c9b5090e2 Initial load
duke
parents:
diff changeset
   536
    // Now put double 2 in F16, double 18 in F18
489c9b5090e2 Initial load
duke
parents:
diff changeset
   537
    __ ftof( FloatRegisterImpl::S, FloatRegisterImpl::D, F2, F16 );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   538
    __ ftof( FloatRegisterImpl::S, FloatRegisterImpl::D, F18, F18 );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   539
489c9b5090e2 Initial load
duke
parents:
diff changeset
   540
    // use add to put 20..32 in F20..F32
489c9b5090e2 Initial load
duke
parents:
diff changeset
   541
    for (i = 20; i < 32; i += 2) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   542
      __ fadd( FloatRegisterImpl::D, F16, as_FloatRegister(i-2),  as_FloatRegister(i));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   543
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   544
489c9b5090e2 Initial load
duke
parents:
diff changeset
   545
    // put 0..7 in i's, 8..15 in l's, 16..23 in o's, 24..31 in g's
489c9b5090e2 Initial load
duke
parents:
diff changeset
   546
    for ( i = 0; i < 8; ++i ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   547
      if (i < 6) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   548
        __ set(     i, as_iRegister(i));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   549
        __ set(16 + i, as_oRegister(i));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   550
        __ set(24 + i, as_gRegister(i));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   551
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   552
      __ set( 8 + i, as_lRegister(i));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   553
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   554
489c9b5090e2 Initial load
duke
parents:
diff changeset
   555
    __ stop("testing stop");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   556
489c9b5090e2 Initial load
duke
parents:
diff changeset
   557
489c9b5090e2 Initial load
duke
parents:
diff changeset
   558
    __ ret();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   559
    __ delayed()->restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   560
489c9b5090e2 Initial load
duke
parents:
diff changeset
   561
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   562
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   563
489c9b5090e2 Initial load
duke
parents:
diff changeset
   564
489c9b5090e2 Initial load
duke
parents:
diff changeset
   565
  address generate_stop_subroutine() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   566
    StubCodeMark mark(this, "StubRoutines", "stop_subroutine");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   567
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   568
489c9b5090e2 Initial load
duke
parents:
diff changeset
   569
    __ stop_subroutine();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   570
489c9b5090e2 Initial load
duke
parents:
diff changeset
   571
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   572
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   573
489c9b5090e2 Initial load
duke
parents:
diff changeset
   574
  address generate_flush_callers_register_windows() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   575
    StubCodeMark mark(this, "StubRoutines", "flush_callers_register_windows");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   576
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   577
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   578
    __ flushw();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   579
    __ retl(false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   580
    __ delayed()->add( FP, STACK_BIAS, O0 );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   581
    // The returned value must be a stack pointer whose register save area
489c9b5090e2 Initial load
duke
parents:
diff changeset
   582
    // is flushed, and will stay flushed while the caller executes.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   583
489c9b5090e2 Initial load
duke
parents:
diff changeset
   584
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   585
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   586
489c9b5090e2 Initial load
duke
parents:
diff changeset
   587
  // Support for jint Atomic::xchg(jint exchange_value, volatile jint* dest).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   588
  //
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   589
  // Arguments:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   590
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   591
  //      exchange_value: O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   592
  //      dest:           O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   593
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   594
  // Results:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   595
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   596
  //     O0: the value previously stored in dest
489c9b5090e2 Initial load
duke
parents:
diff changeset
   597
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   598
  address generate_atomic_xchg() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   599
    StubCodeMark mark(this, "StubRoutines", "atomic_xchg");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   600
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   601
489c9b5090e2 Initial load
duke
parents:
diff changeset
   602
    if (UseCASForSwap) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   603
      // Use CAS instead of swap, just in case the MP hardware
489c9b5090e2 Initial load
duke
parents:
diff changeset
   604
      // prefers to work with just one kind of synch. instruction.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   605
      Label retry;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   606
      __ BIND(retry);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   607
      __ mov(O0, O3);       // scratch copy of exchange value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   608
      __ ld(O1, 0, O2);     // observe the previous value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   609
      // try to replace O2 with O3
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   610
      __ cas(O1, O2, O3);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
   611
      __ cmp_and_br_short(O2, O3, Assembler::notEqual, Assembler::pn, retry);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   612
489c9b5090e2 Initial load
duke
parents:
diff changeset
   613
      __ retl(false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   614
      __ delayed()->mov(O2, O0);  // report previous value to caller
489c9b5090e2 Initial load
duke
parents:
diff changeset
   615
    } else {
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   616
      __ retl(false);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   617
      __ delayed()->swap(O1, 0, O0);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   618
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   619
489c9b5090e2 Initial load
duke
parents:
diff changeset
   620
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   621
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   622
489c9b5090e2 Initial load
duke
parents:
diff changeset
   623
489c9b5090e2 Initial load
duke
parents:
diff changeset
   624
  // Support for jint Atomic::cmpxchg(jint exchange_value, volatile jint* dest, jint compare_value)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   625
  //
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   626
  // Arguments:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   627
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   628
  //      exchange_value: O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   629
  //      dest:           O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   630
  //      compare_value:  O2
489c9b5090e2 Initial load
duke
parents:
diff changeset
   631
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   632
  // Results:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   633
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   634
  //     O0: the value previously stored in dest
489c9b5090e2 Initial load
duke
parents:
diff changeset
   635
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   636
  address generate_atomic_cmpxchg() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   637
    StubCodeMark mark(this, "StubRoutines", "atomic_cmpxchg");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   638
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   639
489c9b5090e2 Initial load
duke
parents:
diff changeset
   640
    // cmpxchg(dest, compare_value, exchange_value)
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   641
    __ cas(O1, O2, O0);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   642
    __ retl(false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   643
    __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   644
489c9b5090e2 Initial load
duke
parents:
diff changeset
   645
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   646
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   647
489c9b5090e2 Initial load
duke
parents:
diff changeset
   648
  // Support for jlong Atomic::cmpxchg(jlong exchange_value, volatile jlong *dest, jlong compare_value)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   649
  //
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   650
  // Arguments:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   651
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   652
  //      exchange_value: O1:O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   653
  //      dest:           O2
489c9b5090e2 Initial load
duke
parents:
diff changeset
   654
  //      compare_value:  O4:O3
489c9b5090e2 Initial load
duke
parents:
diff changeset
   655
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   656
  // Results:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   657
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   658
  //     O1:O0: the value previously stored in dest
489c9b5090e2 Initial load
duke
parents:
diff changeset
   659
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   660
  // Overwrites: G1,G2,G3
489c9b5090e2 Initial load
duke
parents:
diff changeset
   661
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   662
  address generate_atomic_cmpxchg_long() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   663
    StubCodeMark mark(this, "StubRoutines", "atomic_cmpxchg_long");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   664
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   665
489c9b5090e2 Initial load
duke
parents:
diff changeset
   666
    __ sllx(O0, 32, O0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   667
    __ srl(O1, 0, O1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   668
    __ or3(O0,O1,O0);      // O0 holds 64-bit value from compare_value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   669
    __ sllx(O3, 32, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   670
    __ srl(O4, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   671
    __ or3(O3,O4,O3);     // O3 holds 64-bit value from exchange_value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   672
    __ casx(O2, O3, O0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   673
    __ srl(O0, 0, O1);    // unpacked return value in O1:O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   674
    __ retl(false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   675
    __ delayed()->srlx(O0, 32, O0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   676
489c9b5090e2 Initial load
duke
parents:
diff changeset
   677
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   678
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   679
489c9b5090e2 Initial load
duke
parents:
diff changeset
   680
489c9b5090e2 Initial load
duke
parents:
diff changeset
   681
  // Support for jint Atomic::add(jint add_value, volatile jint* dest).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   682
  //
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   683
  // Arguments:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   684
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   685
  //      add_value: O0   (e.g., +1 or -1)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   686
  //      dest:      O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   687
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   688
  // Results:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   689
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   690
  //     O0: the new value stored in dest
489c9b5090e2 Initial load
duke
parents:
diff changeset
   691
  //
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   692
  // Overwrites: O3
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   693
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   694
  address generate_atomic_add() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   695
    StubCodeMark mark(this, "StubRoutines", "atomic_add");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   696
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   697
    __ BIND(_atomic_add_stub);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   698
18097
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   699
    Label(retry);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   700
    __ BIND(retry);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   701
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   702
    __ lduw(O1, 0, O2);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   703
    __ add(O0, O2, O3);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   704
    __ cas(O1, O2, O3);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   705
    __ cmp_and_br_short(O2, O3, Assembler::notEqual, Assembler::pn, retry);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   706
    __ retl(false);
acd70736bd60 8008407: remove SPARC V8 support
morris
parents: 14633
diff changeset
   707
    __ delayed()->add(O0, O2, O0); // note that cas made O2==O3
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   708
489c9b5090e2 Initial load
duke
parents:
diff changeset
   709
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   710
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   711
  Label _atomic_add_stub;  // called from other stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   712
489c9b5090e2 Initial load
duke
parents:
diff changeset
   713
489c9b5090e2 Initial load
duke
parents:
diff changeset
   714
  // Support for uint StubRoutine::Sparc::partial_subtype_check( Klass sub, Klass super );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   715
  // Arguments :
489c9b5090e2 Initial load
duke
parents:
diff changeset
   716
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   717
  //      ret  : O0, returned
489c9b5090e2 Initial load
duke
parents:
diff changeset
   718
  //      icc/xcc: set as O0 (depending on wordSize)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   719
  //      sub  : O1, argument, not changed
489c9b5090e2 Initial load
duke
parents:
diff changeset
   720
  //      super: O2, argument, not changed
489c9b5090e2 Initial load
duke
parents:
diff changeset
   721
  //      raddr: O7, blown by call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   722
  address generate_partial_subtype_check() {
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
   723
    __ align(CodeEntryAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   724
    StubCodeMark mark(this, "StubRoutines", "partial_subtype_check");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   725
    address start = __ pc();
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   726
    Label miss;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   727
489c9b5090e2 Initial load
duke
parents:
diff changeset
   728
    __ save_frame(0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   729
    Register Rret   = I0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   730
    Register Rsub   = I1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   731
    Register Rsuper = I2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   732
489c9b5090e2 Initial load
duke
parents:
diff changeset
   733
    Register L0_ary_len = L0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   734
    Register L1_ary_ptr = L1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   735
    Register L2_super   = L2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   736
    Register L3_index   = L3;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   737
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   738
    __ check_klass_subtype_slow_path(Rsub, Rsuper,
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   739
                                     L0, L1, L2, L3,
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   740
                                     NULL, &miss);
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   741
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   742
    // Match falls through here.
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
   743
    __ addcc(G0,0,Rret);        // set Z flags, Z result
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   744
489c9b5090e2 Initial load
duke
parents:
diff changeset
   745
    __ ret();                   // Result in Rret is zero; flags set to Z
489c9b5090e2 Initial load
duke
parents:
diff changeset
   746
    __ delayed()->restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   747
489c9b5090e2 Initial load
duke
parents:
diff changeset
   748
    __ BIND(miss);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   749
    __ addcc(G0,1,Rret);        // set NZ flags, NZ result
489c9b5090e2 Initial load
duke
parents:
diff changeset
   750
489c9b5090e2 Initial load
duke
parents:
diff changeset
   751
    __ ret();                   // Result in Rret is != 0; flags set to NZ
489c9b5090e2 Initial load
duke
parents:
diff changeset
   752
    __ delayed()->restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   753
489c9b5090e2 Initial load
duke
parents:
diff changeset
   754
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   755
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   756
489c9b5090e2 Initial load
duke
parents:
diff changeset
   757
489c9b5090e2 Initial load
duke
parents:
diff changeset
   758
  // Called from MacroAssembler::verify_oop
489c9b5090e2 Initial load
duke
parents:
diff changeset
   759
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   760
  address generate_verify_oop_subroutine() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   761
    StubCodeMark mark(this, "StubRoutines", "verify_oop_stub");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   762
489c9b5090e2 Initial load
duke
parents:
diff changeset
   763
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   764
489c9b5090e2 Initial load
duke
parents:
diff changeset
   765
    __ verify_oop_subroutine();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   766
489c9b5090e2 Initial load
duke
parents:
diff changeset
   767
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   768
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   769
489c9b5090e2 Initial load
duke
parents:
diff changeset
   770
489c9b5090e2 Initial load
duke
parents:
diff changeset
   771
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   772
  // Verify that a register contains clean 32-bits positive value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   773
  // (high 32-bits are 0) so it could be used in 64-bits shifts (sllx, srax).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   774
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   775
  //  Input:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   776
  //    Rint  -  32-bits value
489c9b5090e2 Initial load
duke
parents:
diff changeset
   777
  //    Rtmp  -  scratch
489c9b5090e2 Initial load
duke
parents:
diff changeset
   778
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   779
  void assert_clean_int(Register Rint, Register Rtmp) {
46381
020219e46c86 8150388: Remove SPARC 32-bit support
gtriantafill
parents: 38246
diff changeset
   780
  #if defined(ASSERT)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   781
    __ signx(Rint, Rtmp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   782
    __ cmp(Rint, Rtmp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   783
    __ breakpoint_trap(Assembler::notEqual, Assembler::xcc);
46381
020219e46c86 8150388: Remove SPARC 32-bit support
gtriantafill
parents: 38246
diff changeset
   784
  #endif
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   785
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   786
489c9b5090e2 Initial load
duke
parents:
diff changeset
   787
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   788
  //  Generate overlap test for array copy stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   789
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   790
  //  Input:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   791
  //    O0    -  array1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   792
  //    O1    -  array2
489c9b5090e2 Initial load
duke
parents:
diff changeset
   793
  //    O2    -  element count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   794
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   795
  //  Kills temps:  O3, O4
489c9b5090e2 Initial load
duke
parents:
diff changeset
   796
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   797
  void array_overlap_test(address no_overlap_target, int log2_elem_size) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   798
    assert(no_overlap_target != NULL, "must be generated");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   799
    array_overlap_test(no_overlap_target, NULL, log2_elem_size);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   800
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   801
  void array_overlap_test(Label& L_no_overlap, int log2_elem_size) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   802
    array_overlap_test(NULL, &L_no_overlap, log2_elem_size);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   803
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   804
  void array_overlap_test(address no_overlap_target, Label* NOLp, int log2_elem_size) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   805
    const Register from       = O0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   806
    const Register to         = O1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   807
    const Register count      = O2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   808
    const Register to_from    = O3; // to - from
489c9b5090e2 Initial load
duke
parents:
diff changeset
   809
    const Register byte_count = O4; // count << log2_elem_size
489c9b5090e2 Initial load
duke
parents:
diff changeset
   810
489c9b5090e2 Initial load
duke
parents:
diff changeset
   811
      __ subcc(to, from, to_from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   812
      __ sll_ptr(count, log2_elem_size, byte_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   813
      if (NOLp == NULL)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   814
        __ brx(Assembler::lessEqualUnsigned, false, Assembler::pt, no_overlap_target);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   815
      else
489c9b5090e2 Initial load
duke
parents:
diff changeset
   816
        __ brx(Assembler::lessEqualUnsigned, false, Assembler::pt, (*NOLp));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   817
      __ delayed()->cmp(to_from, byte_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   818
      if (NOLp == NULL)
6057
e660446e0804 6962569: assembler_sparc.cpp:1969: assert(false) failed: error
tonyp
parents: 5702
diff changeset
   819
        __ brx(Assembler::greaterEqualUnsigned, false, Assembler::pt, no_overlap_target);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   820
      else
6057
e660446e0804 6962569: assembler_sparc.cpp:1969: assert(false) failed: error
tonyp
parents: 5702
diff changeset
   821
        __ brx(Assembler::greaterEqualUnsigned, false, Assembler::pt, (*NOLp));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   822
      __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   823
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   824
489c9b5090e2 Initial load
duke
parents:
diff changeset
   825
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   826
  //  Generate pre-write barrier for array.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   827
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   828
  //  Input:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   829
  //     addr     - register containing starting address
489c9b5090e2 Initial load
duke
parents:
diff changeset
   830
  //     count    - register containing element count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   831
  //     tmp      - scratch register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   832
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   833
  //  The input registers are overwritten.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   834
  //
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   835
  void gen_write_ref_array_pre_barrier(Register addr, Register count, bool dest_uninitialized) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   836
    BarrierSet* bs = Universe::heap()->barrier_set();
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   837
    switch (bs->kind()) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   838
      case BarrierSet::G1SATBCTLogging:
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   839
        // With G1, don't generate the call if we statically know that the target in uninitialized
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   840
        if (!dest_uninitialized) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   841
          __ save_frame(0);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   842
          // Save the necessary global regs... will be used after.
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   843
          if (addr->is_global()) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   844
            __ mov(addr, L0);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   845
          }
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   846
          if (count->is_global()) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   847
            __ mov(count, L1);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   848
          }
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   849
          __ mov(addr->after_save(), O0);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   850
          // Get the count into O1
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   851
          __ call(CAST_FROM_FN_PTR(address, BarrierSet::static_write_ref_array_pre));
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   852
          __ delayed()->mov(count->after_save(), O1);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   853
          if (addr->is_global()) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   854
            __ mov(L0, addr);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   855
          }
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   856
          if (count->is_global()) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   857
            __ mov(L1, count);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   858
          }
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   859
          __ restore();
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   860
        }
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   861
        break;
32596
8feecdee3156 8072817: CardTableExtension kind() should be BarrierSet::CardTableExtension
kbarrett
parents: 31515
diff changeset
   862
      case BarrierSet::CardTableForRS:
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   863
      case BarrierSet::CardTableExtension:
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   864
      case BarrierSet::ModRef:
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   865
        break;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   866
      default:
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   867
        ShouldNotReachHere();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   868
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   869
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   870
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   871
  //  Generate post-write barrier for array.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   872
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   873
  //  Input:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   874
  //     addr     - register containing starting address
489c9b5090e2 Initial load
duke
parents:
diff changeset
   875
  //     count    - register containing element count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   876
  //     tmp      - scratch register
489c9b5090e2 Initial load
duke
parents:
diff changeset
   877
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   878
  //  The input registers are overwritten.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   879
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
   880
  void gen_write_ref_array_post_barrier(Register addr, Register count,
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
   881
                                        Register tmp) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   882
    BarrierSet* bs = Universe::heap()->barrier_set();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   883
489c9b5090e2 Initial load
duke
parents:
diff changeset
   884
    switch (bs->kind()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   885
      case BarrierSet::G1SATBCTLogging:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   886
        {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   887
          // Get some new fresh output registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   888
          __ save_frame(0);
1374
4c24294029a9 6711316: Open source the Garbage-First garbage collector
ysr
parents: 360
diff changeset
   889
          __ mov(addr->after_save(), O0);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   890
          __ call(CAST_FROM_FN_PTR(address, BarrierSet::static_write_ref_array_post));
1374
4c24294029a9 6711316: Open source the Garbage-First garbage collector
ysr
parents: 360
diff changeset
   891
          __ delayed()->mov(count->after_save(), O1);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   892
          __ restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   893
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   894
        break;
32596
8feecdee3156 8072817: CardTableExtension kind() should be BarrierSet::CardTableExtension
kbarrett
parents: 31515
diff changeset
   895
      case BarrierSet::CardTableForRS:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   896
      case BarrierSet::CardTableExtension:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   897
        {
29325
0e86e64c66e5 8069016: Add BarrierSet downcast support
kbarrett
parents: 27691
diff changeset
   898
          CardTableModRefBS* ct = barrier_set_cast<CardTableModRefBS>(bs);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   899
          assert(sizeof(*ct->byte_map_base) == sizeof(jbyte), "adjust this code");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   900
          assert_different_registers(addr, count, tmp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   901
489c9b5090e2 Initial load
duke
parents:
diff changeset
   902
          Label L_loop;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   903
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
   904
          __ sll_ptr(count, LogBytesPerHeapOop, count);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
   905
          __ sub(count, BytesPerHeapOop, count);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   906
          __ add(count, addr, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   907
          // Use two shifts to clear out those low order two bits! (Cannot opt. into 1.)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   908
          __ srl_ptr(addr, CardTableModRefBS::card_shift, addr);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   909
          __ srl_ptr(count, CardTableModRefBS::card_shift, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   910
          __ sub(count, addr, count);
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   911
          AddressLiteral rs(ct->byte_map_base);
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   912
          __ set(rs, tmp);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   913
        __ BIND(L_loop);
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   914
          __ stb(G0, tmp, addr);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   915
          __ subcc(count, 1, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   916
          __ brx(Assembler::greaterEqual, false, Assembler::pt, L_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   917
          __ delayed()->add(addr, 1, addr);
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   918
        }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   919
        break;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   920
      case BarrierSet::ModRef:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   921
        break;
2571
d602ad6538bd 6822110: Add AddressLiteral class on SPARC
twisti
parents: 2338
diff changeset
   922
      default:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   923
        ShouldNotReachHere();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   924
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   925
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   926
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   927
  //
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   928
  // Generate main code for disjoint arraycopy
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   929
  //
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   930
  typedef void (StubGenerator::*CopyLoopFunc)(Register from, Register to, Register count, int count_dec,
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   931
                                              Label& L_loop, bool use_prefetch, bool use_bis);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   932
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   933
  void disjoint_copy_core(Register from, Register to, Register count, int log2_elem_size,
24326
d3fdd5c16fe0 8022070: Compilation error in stubGenerator_sparc.cpp with some compilers
mikael
parents: 22505
diff changeset
   934
                          int iter_size, StubGenerator::CopyLoopFunc copy_loop_func) {
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   935
    Label L_copy;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   936
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   937
    assert(log2_elem_size <= 3, "the following code should be changed");
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   938
    int count_dec = 16>>log2_elem_size;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   939
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   940
    int prefetch_dist = MAX2(ArraycopySrcPrefetchDistance, ArraycopyDstPrefetchDistance);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   941
    assert(prefetch_dist < 4096, "invalid value");
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   942
    prefetch_dist = (prefetch_dist + (iter_size-1)) & (-iter_size); // round up to one iteration copy size
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   943
    int prefetch_count = (prefetch_dist >> log2_elem_size); // elements count
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   944
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   945
    if (UseBlockCopy) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   946
      Label L_block_copy, L_block_copy_prefetch, L_skip_block_copy;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   947
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   948
      // 64 bytes tail + bytes copied in one loop iteration
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   949
      int tail_size = 64 + iter_size;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   950
      int block_copy_count = (MAX2(tail_size, (int)BlockCopyLowLimit)) >> log2_elem_size;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   951
      // Use BIS copy only for big arrays since it requires membar.
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   952
      __ set(block_copy_count, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   953
      __ cmp_and_br_short(count, O4, Assembler::lessUnsigned, Assembler::pt, L_skip_block_copy);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   954
      // This code is for disjoint source and destination:
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   955
      //   to <= from || to >= from+count
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   956
      // but BIS will stomp over 'from' if (to > from-tail_size && to <= from)
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   957
      __ sub(from, to, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   958
      __ srax(O4, 4, O4); // divide by 16 since following short branch have only 5 bits for imm.
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   959
      __ cmp_and_br_short(O4, (tail_size>>4), Assembler::lessEqualUnsigned, Assembler::pn, L_skip_block_copy);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   960
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   961
      __ wrasi(G0, Assembler::ASI_ST_BLKINIT_PRIMARY);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   962
      // BIS should not be used to copy tail (64 bytes+iter_size)
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   963
      // to avoid zeroing of following values.
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   964
      __ sub(count, (tail_size>>log2_elem_size), count); // count is still positive >= 0
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   965
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   966
      if (prefetch_count > 0) { // rounded up to one iteration count
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   967
        // Do prefetching only if copy size is bigger
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   968
        // than prefetch distance.
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   969
        __ set(prefetch_count, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   970
        __ cmp_and_brx_short(count, O4, Assembler::less, Assembler::pt, L_block_copy);
46422
6ecc7cc67619 8179019: Correct range checks for command-line options ArraycopySrcPrefetchDistance and ArraycopyDstPrefetchDistance
zmajo
parents: 46381
diff changeset
   971
        __ sub(count, O4, count);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   972
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   973
        (this->*copy_loop_func)(from, to, count, count_dec, L_block_copy_prefetch, true, true);
46422
6ecc7cc67619 8179019: Correct range checks for command-line options ArraycopySrcPrefetchDistance and ArraycopyDstPrefetchDistance
zmajo
parents: 46381
diff changeset
   974
        __ set(prefetch_count, O4);
6ecc7cc67619 8179019: Correct range checks for command-line options ArraycopySrcPrefetchDistance and ArraycopyDstPrefetchDistance
zmajo
parents: 46381
diff changeset
   975
        __ add(count, O4, count);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   976
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   977
      } // prefetch_count > 0
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   978
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   979
      (this->*copy_loop_func)(from, to, count, count_dec, L_block_copy, false, true);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   980
      __ add(count, (tail_size>>log2_elem_size), count); // restore count
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   981
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   982
      __ wrasi(G0, Assembler::ASI_PRIMARY_NOFAULT);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   983
      // BIS needs membar.
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   984
      __ membar(Assembler::StoreLoad);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   985
      // Copy tail
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   986
      __ ba_short(L_copy);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   987
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   988
      __ BIND(L_skip_block_copy);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   989
    } // UseBlockCopy
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   990
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   991
    if (prefetch_count > 0) { // rounded up to one iteration count
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   992
      // Do prefetching only if copy size is bigger
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   993
      // than prefetch distance.
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   994
      __ set(prefetch_count, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   995
      __ cmp_and_brx_short(count, O4, Assembler::lessUnsigned, Assembler::pt, L_copy);
46422
6ecc7cc67619 8179019: Correct range checks for command-line options ArraycopySrcPrefetchDistance and ArraycopyDstPrefetchDistance
zmajo
parents: 46381
diff changeset
   996
      __ sub(count, O4, count);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   997
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   998
      Label L_copy_prefetch;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
   999
      (this->*copy_loop_func)(from, to, count, count_dec, L_copy_prefetch, true, false);
46422
6ecc7cc67619 8179019: Correct range checks for command-line options ArraycopySrcPrefetchDistance and ArraycopyDstPrefetchDistance
zmajo
parents: 46381
diff changeset
  1000
      __ set(prefetch_count, O4);
6ecc7cc67619 8179019: Correct range checks for command-line options ArraycopySrcPrefetchDistance and ArraycopyDstPrefetchDistance
zmajo
parents: 46381
diff changeset
  1001
      __ add(count, O4, count);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1002
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1003
    } // prefetch_count > 0
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1004
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1005
    (this->*copy_loop_func)(from, to, count, count_dec, L_copy, false, false);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1006
  }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1007
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1008
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1009
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1010
  //
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1011
  // Helper methods for copy_16_bytes_forward_with_shift()
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1012
  //
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1013
  void copy_16_bytes_shift_loop(Register from, Register to, Register count, int count_dec,
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1014
                                Label& L_loop, bool use_prefetch, bool use_bis) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1015
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1016
    const Register left_shift  = G1; // left  shift bit counter
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1017
    const Register right_shift = G5; // right shift bit counter
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1018
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1019
    __ align(OptoLoopAlignment);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1020
    __ BIND(L_loop);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1021
    if (use_prefetch) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1022
      if (ArraycopySrcPrefetchDistance > 0) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1023
        __ prefetch(from, ArraycopySrcPrefetchDistance, Assembler::severalReads);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1024
      }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1025
      if (ArraycopyDstPrefetchDistance > 0) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1026
        __ prefetch(to, ArraycopyDstPrefetchDistance, Assembler::severalWritesAndPossiblyReads);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1027
      }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1028
    }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1029
    __ ldx(from, 0, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1030
    __ ldx(from, 8, G4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1031
    __ inc(to, 16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1032
    __ inc(from, 16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1033
    __ deccc(count, count_dec); // Can we do next iteration after this one?
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1034
    __ srlx(O4, right_shift, G3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1035
    __ bset(G3, O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1036
    __ sllx(O4, left_shift,  O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1037
    __ srlx(G4, right_shift, G3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1038
    __ bset(G3, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1039
    if (use_bis) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1040
      __ stxa(O3, to, -16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1041
      __ stxa(O4, to, -8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1042
    } else {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1043
      __ stx(O3, to, -16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1044
      __ stx(O4, to, -8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1045
    }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1046
    __ brx(Assembler::greaterEqual, false, Assembler::pt, L_loop);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1047
    __ delayed()->sllx(G4, left_shift,  O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1048
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1049
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1050
  // Copy big chunks forward with shift
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1051
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1052
  // Inputs:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1053
  //   from      - source arrays
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1054
  //   to        - destination array aligned to 8-bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1055
  //   count     - elements count to copy >= the count equivalent to 16 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1056
  //   count_dec - elements count's decrement equivalent to 16 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1057
  //   L_copy_bytes - copy exit label
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1058
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1059
  void copy_16_bytes_forward_with_shift(Register from, Register to,
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1060
                     Register count, int log2_elem_size, Label& L_copy_bytes) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1061
    Label L_aligned_copy, L_copy_last_bytes;
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1062
    assert(log2_elem_size <= 3, "the following code should be changed");
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1063
    int count_dec = 16>>log2_elem_size;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1064
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1065
    // if both arrays have the same alignment mod 8, do 8 bytes aligned copy
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1066
    __ andcc(from, 7, G1); // misaligned bytes
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1067
    __ br(Assembler::zero, false, Assembler::pt, L_aligned_copy);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1068
    __ delayed()->nop();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1069
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1070
    const Register left_shift  = G1; // left  shift bit counter
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1071
    const Register right_shift = G5; // right shift bit counter
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1072
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1073
    __ sll(G1, LogBitsPerByte, left_shift);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1074
    __ mov(64, right_shift);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1075
    __ sub(right_shift, left_shift, right_shift);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1076
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1077
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1078
    // Load 2 aligned 8-bytes chunks and use one from previous iteration
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1079
    // to form 2 aligned 8-bytes chunks to store.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1080
    //
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1081
    __ dec(count, count_dec);   // Pre-decrement 'count'
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1082
    __ andn(from, 7, from);     // Align address
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1083
    __ ldx(from, 0, O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1084
    __ inc(from, 8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1085
    __ sllx(O3, left_shift,  O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1086
24326
d3fdd5c16fe0 8022070: Compilation error in stubGenerator_sparc.cpp with some compilers
mikael
parents: 22505
diff changeset
  1087
    disjoint_copy_core(from, to, count, log2_elem_size, 16, &StubGenerator::copy_16_bytes_shift_loop);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1088
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1089
    __ inccc(count, count_dec>>1 ); // + 8 bytes
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1090
    __ brx(Assembler::negative, true, Assembler::pn, L_copy_last_bytes);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1091
    __ delayed()->inc(count, count_dec>>1); // restore 'count'
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1092
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1093
    // copy 8 bytes, part of them already loaded in O3
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1094
    __ ldx(from, 0, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1095
    __ inc(to, 8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1096
    __ inc(from, 8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1097
    __ srlx(O4, right_shift, G3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1098
    __ bset(O3, G3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1099
    __ stx(G3, to, -8);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1100
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1101
    __ BIND(L_copy_last_bytes);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1102
    __ srl(right_shift, LogBitsPerByte, right_shift); // misaligned bytes
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1103
    __ br(Assembler::always, false, Assembler::pt, L_copy_bytes);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1104
    __ delayed()->sub(from, right_shift, from);       // restore address
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1105
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1106
    __ BIND(L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1107
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1108
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1109
  // Copy big chunks backward with shift
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1110
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1111
  // Inputs:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1112
  //   end_from  - source arrays end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1113
  //   end_to    - destination array end address aligned to 8-bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1114
  //   count     - elements count to copy >= the count equivalent to 16 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1115
  //   count_dec - elements count's decrement equivalent to 16 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1116
  //   L_aligned_copy - aligned copy exit label
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1117
  //   L_copy_bytes   - copy exit label
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1118
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1119
  void copy_16_bytes_backward_with_shift(Register end_from, Register end_to,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1120
                     Register count, int count_dec,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1121
                     Label& L_aligned_copy, Label& L_copy_bytes) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1122
    Label L_loop, L_copy_last_bytes;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1123
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1124
    // if both arrays have the same alignment mod 8, do 8 bytes aligned copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1125
      __ andcc(end_from, 7, G1); // misaligned bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1126
      __ br(Assembler::zero, false, Assembler::pt, L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1127
      __ delayed()->deccc(count, count_dec); // Pre-decrement 'count'
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1128
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1129
    const Register left_shift  = G1; // left  shift bit counter
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1130
    const Register right_shift = G5; // right shift bit counter
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1131
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1132
      __ sll(G1, LogBitsPerByte, left_shift);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1133
      __ mov(64, right_shift);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1134
      __ sub(right_shift, left_shift, right_shift);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1135
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1136
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1137
    // Load 2 aligned 8-bytes chunks and use one from previous iteration
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1138
    // to form 2 aligned 8-bytes chunks to store.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1139
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1140
      __ andn(end_from, 7, end_from);     // Align address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1141
      __ ldx(end_from, 0, O3);
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  1142
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1143
    __ BIND(L_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1144
      __ ldx(end_from, -8, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1145
      __ deccc(count, count_dec); // Can we do next iteration after this one?
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1146
      __ ldx(end_from, -16, G4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1147
      __ dec(end_to, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1148
      __ dec(end_from, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1149
      __ srlx(O3, right_shift, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1150
      __ sllx(O4, left_shift,  G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1151
      __ bset(G3, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1152
      __ stx(O3, end_to, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1153
      __ srlx(O4, right_shift, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1154
      __ sllx(G4, left_shift,  G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1155
      __ bset(G3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1156
      __ stx(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1157
      __ brx(Assembler::greaterEqual, false, Assembler::pt, L_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1158
      __ delayed()->mov(G4, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1159
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1160
      __ inccc(count, count_dec>>1 ); // + 8 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1161
      __ brx(Assembler::negative, true, Assembler::pn, L_copy_last_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1162
      __ delayed()->inc(count, count_dec>>1); // restore 'count'
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1163
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1164
      // copy 8 bytes, part of them already loaded in O3
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1165
      __ ldx(end_from, -8, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1166
      __ dec(end_to, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1167
      __ dec(end_from, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1168
      __ srlx(O3, right_shift, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1169
      __ sllx(O4, left_shift,  G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1170
      __ bset(O3, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1171
      __ stx(G3, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1172
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1173
    __ BIND(L_copy_last_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1174
      __ srl(left_shift, LogBitsPerByte, left_shift);    // misaligned bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1175
      __ br(Assembler::always, false, Assembler::pt, L_copy_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1176
      __ delayed()->add(end_from, left_shift, end_from); // restore address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1177
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1178
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1179
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1180
  //  Generate stub for disjoint byte copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1181
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1182
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1183
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1184
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1185
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1186
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1187
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1188
  address generate_disjoint_byte_copy(bool aligned, address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1189
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1190
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1191
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1192
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1193
    Label L_skip_alignment, L_align;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1194
    Label L_copy_byte, L_copy_byte_loop, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1195
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1196
    const Register from      = O0;   // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1197
    const Register to        = O1;   // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1198
    const Register count     = O2;   // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1199
    const Register offset    = O5;   // offset from start of arrays
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1200
    // O3, O4, G3, G4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1201
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1202
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1203
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1204
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1205
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1206
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1207
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1208
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1209
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1210
    // for short arrays, just do single element copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1211
    __ cmp(count, 23); // 16 + 7
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1212
    __ brx(Assembler::less, false, Assembler::pn, L_copy_byte);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1213
    __ delayed()->mov(G0, offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1214
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1215
    if (aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1216
      // 'aligned' == true when it is known statically during compilation
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1217
      // of this arraycopy call site that both 'from' and 'to' addresses
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1218
      // are HeapWordSize aligned (see LibraryCallKit::basictype2arraycopy()).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1219
      //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1220
      // Aligned arrays have 4 bytes alignment in 32-bits VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1221
      // and 8 bytes - in 64-bits VM. So we do it only for 32-bits VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1222
      //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1223
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1224
      // copy bytes to align 'to' on 8 byte boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1225
      __ andcc(to, 7, G1); // misaligned bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1226
      __ br(Assembler::zero, false, Assembler::pt, L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1227
      __ delayed()->neg(G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1228
      __ inc(G1, 8);       // bytes need to copy to next 8-bytes alignment
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1229
      __ sub(count, G1, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1230
    __ BIND(L_align);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1231
      __ ldub(from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1232
      __ deccc(G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1233
      __ inc(from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1234
      __ stb(O3, to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1235
      __ br(Assembler::notZero, false, Assembler::pt, L_align);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1236
      __ delayed()->inc(to);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1237
    __ BIND(L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1238
    }
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1239
    if (!aligned) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1240
      // Copy with shift 16 bytes per iteration if arrays do not have
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1241
      // the same alignment mod 8, otherwise fall through to the next
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1242
      // code for aligned copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1243
      // The compare above (count >= 23) guarantes 'count' >= 16 bytes.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1244
      // Also jump over aligned copy after the copy with shift completed.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1245
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1246
      copy_16_bytes_forward_with_shift(from, to, count, 0, L_copy_byte);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1247
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1248
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1249
    // Both array are 8 bytes aligned, copy 16 bytes at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1250
      __ and3(count, 7, G4); // Save count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1251
      __ srl(count, 3, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1252
     generate_disjoint_long_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1253
      __ mov(G4, count);     // Restore count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1254
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1255
    // copy tailing bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1256
    __ BIND(L_copy_byte);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  1257
      __ cmp_and_br_short(count, 0, Assembler::equal, Assembler::pt, L_exit);
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  1258
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1259
    __ BIND(L_copy_byte_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1260
      __ ldub(from, offset, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1261
      __ deccc(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1262
      __ stb(O3, to, offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1263
      __ brx(Assembler::notZero, false, Assembler::pt, L_copy_byte_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1264
      __ delayed()->inc(offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1265
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1266
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1267
      // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1268
      inc_counter_np(SharedRuntime::_jbyte_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1269
      __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1270
      __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1271
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1272
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1273
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1274
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1275
  //  Generate stub for conjoint byte copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1276
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1277
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1278
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1279
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1280
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1281
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1282
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1283
  address generate_conjoint_byte_copy(bool aligned, address nooverlap_target,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1284
                                      address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1285
    // Do reverse copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1286
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1287
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1288
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1289
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1290
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1291
    Label L_skip_alignment, L_align, L_aligned_copy;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1292
    Label L_copy_byte, L_copy_byte_loop, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1293
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1294
    const Register from      = O0;   // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1295
    const Register to        = O1;   // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1296
    const Register count     = O2;   // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1297
    const Register end_from  = from; // source array end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1298
    const Register end_to    = to;   // destination array end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1299
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1300
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1301
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1302
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1303
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1304
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1305
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1306
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1307
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1308
    array_overlap_test(nooverlap_target, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1309
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1310
    __ add(to, count, end_to);       // offset after last copied element
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1311
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1312
    // for short arrays, just do single element copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1313
    __ cmp(count, 23); // 16 + 7
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1314
    __ brx(Assembler::less, false, Assembler::pn, L_copy_byte);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1315
    __ delayed()->add(from, count, end_from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1316
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1317
    {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1318
      // Align end of arrays since they could be not aligned even
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1319
      // when arrays itself are aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1320
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1321
      // copy bytes to align 'end_to' on 8 byte boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1322
      __ andcc(end_to, 7, G1); // misaligned bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1323
      __ br(Assembler::zero, false, Assembler::pt, L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1324
      __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1325
      __ sub(count, G1, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1326
    __ BIND(L_align);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1327
      __ dec(end_from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1328
      __ dec(end_to);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1329
      __ ldub(end_from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1330
      __ deccc(G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1331
      __ brx(Assembler::notZero, false, Assembler::pt, L_align);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1332
      __ delayed()->stb(O3, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1333
    __ BIND(L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1334
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1335
    if (aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1336
      // Both arrays are aligned to 8-bytes in 64-bits VM.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1337
      // The 'count' is decremented in copy_16_bytes_backward_with_shift()
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1338
      // in unaligned case.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1339
      __ dec(count, 16);
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1340
    } else {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1341
      // Copy with shift 16 bytes per iteration if arrays do not have
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1342
      // the same alignment mod 8, otherwise jump to the next
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1343
      // code for aligned copy (and substracting 16 from 'count' before jump).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1344
      // The compare above (count >= 11) guarantes 'count' >= 16 bytes.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1345
      // Also jump over aligned copy after the copy with shift completed.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1346
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1347
      copy_16_bytes_backward_with_shift(end_from, end_to, count, 16,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1348
                                        L_aligned_copy, L_copy_byte);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1349
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1350
    // copy 4 elements (16 bytes) at a time
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  1351
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1352
    __ BIND(L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1353
      __ dec(end_from, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1354
      __ ldx(end_from, 8, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1355
      __ ldx(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1356
      __ dec(end_to, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1357
      __ deccc(count, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1358
      __ stx(O3, end_to, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1359
      __ brx(Assembler::greaterEqual, false, Assembler::pt, L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1360
      __ delayed()->stx(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1361
      __ inc(count, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1362
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1363
    // copy 1 element (2 bytes) at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1364
    __ BIND(L_copy_byte);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  1365
      __ cmp_and_br_short(count, 0, Assembler::equal, Assembler::pt, L_exit);
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  1366
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1367
    __ BIND(L_copy_byte_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1368
      __ dec(end_from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1369
      __ dec(end_to);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1370
      __ ldub(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1371
      __ deccc(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1372
      __ brx(Assembler::greater, false, Assembler::pt, L_copy_byte_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1373
      __ delayed()->stb(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1374
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1375
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1376
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1377
    inc_counter_np(SharedRuntime::_jbyte_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1378
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1379
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1380
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1381
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1382
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1383
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1384
  //  Generate stub for disjoint short copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1385
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1386
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1387
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1388
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1389
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1390
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1391
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1392
  address generate_disjoint_short_copy(bool aligned, address *entry, const char * name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1393
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1394
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1395
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1396
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1397
    Label L_skip_alignment, L_skip_alignment2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1398
    Label L_copy_2_bytes, L_copy_2_bytes_loop, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1399
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1400
    const Register from      = O0;   // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1401
    const Register to        = O1;   // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1402
    const Register count     = O2;   // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1403
    const Register offset    = O5;   // offset from start of arrays
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1404
    // O3, O4, G3, G4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1405
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1406
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1407
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1408
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1409
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1410
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1411
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1412
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1413
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1414
    // for short arrays, just do single element copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1415
    __ cmp(count, 11); // 8 + 3  (22 bytes)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1416
    __ brx(Assembler::less, false, Assembler::pn, L_copy_2_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1417
    __ delayed()->mov(G0, offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1418
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1419
    if (aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1420
      // 'aligned' == true when it is known statically during compilation
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1421
      // of this arraycopy call site that both 'from' and 'to' addresses
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1422
      // are HeapWordSize aligned (see LibraryCallKit::basictype2arraycopy()).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1423
      //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1424
      // Aligned arrays have 4 bytes alignment in 32-bits VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1425
      // and 8 bytes - in 64-bits VM.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1426
      //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1427
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1428
      // copy 1 element if necessary to align 'to' on an 4 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1429
      __ andcc(to, 3, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1430
      __ br(Assembler::zero, false, Assembler::pt, L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1431
      __ delayed()->lduh(from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1432
      __ inc(from, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1433
      __ inc(to, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1434
      __ dec(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1435
      __ sth(O3, to, -2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1436
    __ BIND(L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1437
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1438
      // copy 2 elements to align 'to' on an 8 byte boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1439
      __ andcc(to, 7, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1440
      __ br(Assembler::zero, false, Assembler::pn, L_skip_alignment2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1441
      __ delayed()->lduh(from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1442
      __ dec(count, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1443
      __ lduh(from, 2, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1444
      __ inc(from, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1445
      __ inc(to, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1446
      __ sth(O3, to, -4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1447
      __ sth(O4, to, -2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1448
    __ BIND(L_skip_alignment2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1449
    }
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1450
    if (!aligned) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1451
      // Copy with shift 16 bytes per iteration if arrays do not have
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1452
      // the same alignment mod 8, otherwise fall through to the next
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1453
      // code for aligned copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1454
      // The compare above (count >= 11) guarantes 'count' >= 16 bytes.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1455
      // Also jump over aligned copy after the copy with shift completed.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1456
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1457
      copy_16_bytes_forward_with_shift(from, to, count, 1, L_copy_2_bytes);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1458
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1459
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1460
    // Both array are 8 bytes aligned, copy 16 bytes at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1461
      __ and3(count, 3, G4); // Save
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1462
      __ srl(count, 2, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1463
     generate_disjoint_long_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1464
      __ mov(G4, count); // restore
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1465
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1466
    // copy 1 element at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1467
    __ BIND(L_copy_2_bytes);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  1468
      __ cmp_and_br_short(count, 0, Assembler::equal, Assembler::pt, L_exit);
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  1469
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1470
    __ BIND(L_copy_2_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1471
      __ lduh(from, offset, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1472
      __ deccc(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1473
      __ sth(O3, to, offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1474
      __ brx(Assembler::notZero, false, Assembler::pt, L_copy_2_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1475
      __ delayed()->inc(offset, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1476
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1477
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1478
      // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1479
      inc_counter_np(SharedRuntime::_jshort_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1480
      __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1481
      __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1482
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1483
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1484
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1485
  //
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1486
  //  Generate stub for disjoint short fill.  If "aligned" is true, the
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1487
  //  "to" address is assumed to be heapword aligned.
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1488
  //
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1489
  // Arguments for generated stub:
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1490
  //      to:    O0
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1491
  //      value: O1
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1492
  //      count: O2 treated as signed
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1493
  //
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1494
  address generate_fill(BasicType t, bool aligned, const char* name) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1495
    __ align(CodeEntryAlignment);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1496
    StubCodeMark mark(this, "StubRoutines", name);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1497
    address start = __ pc();
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1498
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1499
    const Register to        = O0;   // source array address
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1500
    const Register value     = O1;   // fill value
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1501
    const Register count     = O2;   // elements count
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1502
    // O3 is used as a temp register
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1503
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1504
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1505
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1506
    Label L_exit, L_skip_align1, L_skip_align2, L_fill_byte;
6464
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1507
    Label L_fill_2_bytes, L_fill_elements, L_fill_32_bytes;
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1508
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1509
    int shift = -1;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1510
    switch (t) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1511
       case T_BYTE:
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1512
        shift = 2;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1513
        break;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1514
       case T_SHORT:
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1515
        shift = 1;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1516
        break;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1517
      case T_INT:
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1518
         shift = 0;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1519
        break;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1520
      default: ShouldNotReachHere();
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1521
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1522
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1523
    BLOCK_COMMENT("Entry:");
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1524
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1525
    if (t == T_BYTE) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1526
      // Zero extend value
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1527
      __ and3(value, 0xff, value);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1528
      __ sllx(value, 8, O3);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1529
      __ or3(value, O3, value);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1530
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1531
    if (t == T_SHORT) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1532
      // Zero extend value
6464
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1533
      __ sllx(value, 48, value);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1534
      __ srlx(value, 48, value);
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1535
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1536
    if (t == T_BYTE || t == T_SHORT) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1537
      __ sllx(value, 16, O3);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1538
      __ or3(value, O3, value);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1539
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1540
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1541
    __ cmp(count, 2<<shift); // Short arrays (< 8 bytes) fill by element
6464
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1542
    __ brx(Assembler::lessUnsigned, false, Assembler::pn, L_fill_elements); // use unsigned cmp
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1543
    __ delayed()->andcc(count, 1, G0);
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1544
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1545
    if (!aligned && (t == T_BYTE || t == T_SHORT)) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1546
      // align source address at 4 bytes address boundary
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1547
      if (t == T_BYTE) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1548
        // One byte misalignment happens only for byte arrays
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1549
        __ andcc(to, 1, G0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1550
        __ br(Assembler::zero, false, Assembler::pt, L_skip_align1);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1551
        __ delayed()->nop();
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1552
        __ stb(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1553
        __ inc(to, 1);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1554
        __ dec(count, 1);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1555
        __ BIND(L_skip_align1);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1556
      }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1557
      // Two bytes misalignment happens only for byte and short (char) arrays
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1558
      __ andcc(to, 2, G0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1559
      __ br(Assembler::zero, false, Assembler::pt, L_skip_align2);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1560
      __ delayed()->nop();
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1561
      __ sth(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1562
      __ inc(to, 2);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1563
      __ dec(count, 1 << (shift - 1));
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1564
      __ BIND(L_skip_align2);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1565
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1566
    if (!aligned) {
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1567
      // align to 8 bytes, we know we are 4 byte aligned to start
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1568
      __ andcc(to, 7, G0);
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1569
      __ br(Assembler::zero, false, Assembler::pt, L_fill_32_bytes);
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1570
      __ delayed()->nop();
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1571
      __ stw(value, to, 0);
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1572
      __ inc(to, 4);
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1573
      __ dec(count, 1 << shift);
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1574
      __ BIND(L_fill_32_bytes);
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1575
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1576
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1577
    if (t == T_INT) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1578
      // Zero extend value
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1579
      __ srl(value, 0, value);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1580
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1581
    if (t == T_BYTE || t == T_SHORT || t == T_INT) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1582
      __ sllx(value, 32, O3);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1583
      __ or3(value, O3, value);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1584
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1585
6452
cc624b341ab2 6981773: incorrect fill value with OptimizeFill
never
parents: 6433
diff changeset
  1586
    Label L_check_fill_8_bytes;
cc624b341ab2 6981773: incorrect fill value with OptimizeFill
never
parents: 6433
diff changeset
  1587
    // Fill 32-byte chunks
cc624b341ab2 6981773: incorrect fill value with OptimizeFill
never
parents: 6433
diff changeset
  1588
    __ subcc(count, 8 << shift, count);
cc624b341ab2 6981773: incorrect fill value with OptimizeFill
never
parents: 6433
diff changeset
  1589
    __ brx(Assembler::less, false, Assembler::pt, L_check_fill_8_bytes);
cc624b341ab2 6981773: incorrect fill value with OptimizeFill
never
parents: 6433
diff changeset
  1590
    __ delayed()->nop();
cc624b341ab2 6981773: incorrect fill value with OptimizeFill
never
parents: 6433
diff changeset
  1591
6464
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1592
    Label L_fill_32_bytes_loop, L_fill_4_bytes;
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1593
    __ align(16);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1594
    __ BIND(L_fill_32_bytes_loop);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1595
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1596
    __ stx(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1597
    __ stx(value, to, 8);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1598
    __ stx(value, to, 16);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1599
    __ stx(value, to, 24);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1600
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1601
    __ subcc(count, 8 << shift, count);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1602
    __ brx(Assembler::greaterEqual, false, Assembler::pt, L_fill_32_bytes_loop);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1603
    __ delayed()->add(to, 32, to);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1604
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1605
    __ BIND(L_check_fill_8_bytes);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1606
    __ addcc(count, 8 << shift, count);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1607
    __ brx(Assembler::zero, false, Assembler::pn, L_exit);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1608
    __ delayed()->subcc(count, 1 << (shift + 1), count);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1609
    __ brx(Assembler::less, false, Assembler::pn, L_fill_4_bytes);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1610
    __ delayed()->andcc(count, 1<<shift, G0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1611
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1612
    //
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1613
    // length is too short, just fill 8 bytes at a time
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1614
    //
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1615
    Label L_fill_8_bytes_loop;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1616
    __ BIND(L_fill_8_bytes_loop);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1617
    __ stx(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1618
    __ subcc(count, 1 << (shift + 1), count);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1619
    __ brx(Assembler::greaterEqual, false, Assembler::pn, L_fill_8_bytes_loop);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1620
    __ delayed()->add(to, 8, to);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1621
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1622
    // fill trailing 4 bytes
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1623
    __ andcc(count, 1<<shift, G0);  // in delay slot of branches
6464
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1624
    if (t == T_INT) {
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1625
      __ BIND(L_fill_elements);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1626
    }
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1627
    __ BIND(L_fill_4_bytes);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1628
    __ brx(Assembler::zero, false, Assembler::pt, L_fill_2_bytes);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1629
    if (t == T_BYTE || t == T_SHORT) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1630
      __ delayed()->andcc(count, 1<<(shift-1), G0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1631
    } else {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1632
      __ delayed()->nop();
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1633
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1634
    __ stw(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1635
    if (t == T_BYTE || t == T_SHORT) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1636
      __ inc(to, 4);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1637
      // fill trailing 2 bytes
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1638
      __ andcc(count, 1<<(shift-1), G0); // in delay slot of branches
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1639
      __ BIND(L_fill_2_bytes);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1640
      __ brx(Assembler::zero, false, Assembler::pt, L_fill_byte);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1641
      __ delayed()->andcc(count, 1, count);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1642
      __ sth(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1643
      if (t == T_BYTE) {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1644
        __ inc(to, 2);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1645
        // fill trailing byte
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1646
        __ andcc(count, 1, count);  // in delay slot of branches
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1647
        __ BIND(L_fill_byte);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1648
        __ brx(Assembler::zero, false, Assembler::pt, L_exit);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1649
        __ delayed()->nop();
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1650
        __ stb(value, to, 0);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1651
      } else {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1652
        __ BIND(L_fill_byte);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1653
      }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1654
    } else {
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1655
      __ BIND(L_fill_2_bytes);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1656
    }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1657
    __ BIND(L_exit);
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1658
    __ retl();
6464
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1659
    __ delayed()->nop();
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1660
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1661
    // Handle copies less than 8 bytes.  Int is handled elsewhere.
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1662
    if (t == T_BYTE) {
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1663
      __ BIND(L_fill_elements);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1664
      Label L_fill_2, L_fill_4;
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1665
      // in delay slot __ andcc(count, 1, G0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1666
      __ brx(Assembler::zero, false, Assembler::pt, L_fill_2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1667
      __ delayed()->andcc(count, 2, G0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1668
      __ stb(value, to, 0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1669
      __ inc(to, 1);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1670
      __ BIND(L_fill_2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1671
      __ brx(Assembler::zero, false, Assembler::pt, L_fill_4);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1672
      __ delayed()->andcc(count, 4, G0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1673
      __ stb(value, to, 0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1674
      __ stb(value, to, 1);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1675
      __ inc(to, 2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1676
      __ BIND(L_fill_4);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1677
      __ brx(Assembler::zero, false, Assembler::pt, L_exit);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1678
      __ delayed()->nop();
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1679
      __ stb(value, to, 0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1680
      __ stb(value, to, 1);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1681
      __ stb(value, to, 2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1682
      __ retl();
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1683
      __ delayed()->stb(value, to, 3);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1684
    }
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1685
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1686
    if (t == T_SHORT) {
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1687
      Label L_fill_2;
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1688
      __ BIND(L_fill_elements);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1689
      // in delay slot __ andcc(count, 1, G0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1690
      __ brx(Assembler::zero, false, Assembler::pt, L_fill_2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1691
      __ delayed()->andcc(count, 2, G0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1692
      __ sth(value, to, 0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1693
      __ inc(to, 2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1694
      __ BIND(L_fill_2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1695
      __ brx(Assembler::zero, false, Assembler::pt, L_exit);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1696
      __ delayed()->nop();
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1697
      __ sth(value, to, 0);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1698
      __ retl();
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1699
      __ delayed()->sth(value, to, 2);
cd40daf5b832 6982370: SIGBUS in jbyte_fill
never
parents: 6452
diff changeset
  1700
    }
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1701
    return start;
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1702
  }
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1703
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  1704
  //
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1705
  //  Generate stub for conjoint short copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1706
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1707
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1708
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1709
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1710
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1711
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1712
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1713
  address generate_conjoint_short_copy(bool aligned, address nooverlap_target,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1714
                                       address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1715
    // Do reverse copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1716
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1717
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1718
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1719
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1720
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1721
    Label L_skip_alignment, L_skip_alignment2, L_aligned_copy;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1722
    Label L_copy_2_bytes, L_copy_2_bytes_loop, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1723
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1724
    const Register from      = O0;   // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1725
    const Register to        = O1;   // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1726
    const Register count     = O2;   // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1727
    const Register end_from  = from; // source array end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1728
    const Register end_to    = to;   // destination array end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1729
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1730
    const Register byte_count = O3;  // bytes count to copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1731
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1732
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1733
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1734
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1735
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1736
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1737
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1738
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1739
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1740
    array_overlap_test(nooverlap_target, 1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1741
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1742
    __ sllx(count, LogBytesPerShort, byte_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1743
    __ add(to, byte_count, end_to);  // offset after last copied element
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1744
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1745
    // for short arrays, just do single element copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1746
    __ cmp(count, 11); // 8 + 3  (22 bytes)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1747
    __ brx(Assembler::less, false, Assembler::pn, L_copy_2_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1748
    __ delayed()->add(from, byte_count, end_from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1749
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1750
    {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1751
      // Align end of arrays since they could be not aligned even
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1752
      // when arrays itself are aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1753
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1754
      // copy 1 element if necessary to align 'end_to' on an 4 bytes
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1755
      __ andcc(end_to, 3, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1756
      __ br(Assembler::zero, false, Assembler::pt, L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1757
      __ delayed()->lduh(end_from, -2, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1758
      __ dec(end_from, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1759
      __ dec(end_to, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1760
      __ dec(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1761
      __ sth(O3, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1762
    __ BIND(L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1763
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1764
      // copy 2 elements to align 'end_to' on an 8 byte boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1765
      __ andcc(end_to, 7, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1766
      __ br(Assembler::zero, false, Assembler::pn, L_skip_alignment2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1767
      __ delayed()->lduh(end_from, -2, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1768
      __ dec(count, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1769
      __ lduh(end_from, -4, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1770
      __ dec(end_from, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1771
      __ dec(end_to, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1772
      __ sth(O3, end_to, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1773
      __ sth(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1774
    __ BIND(L_skip_alignment2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1775
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1776
    if (aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1777
      // Both arrays are aligned to 8-bytes in 64-bits VM.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1778
      // The 'count' is decremented in copy_16_bytes_backward_with_shift()
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1779
      // in unaligned case.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1780
      __ dec(count, 8);
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1781
    } else {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1782
      // Copy with shift 16 bytes per iteration if arrays do not have
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1783
      // the same alignment mod 8, otherwise jump to the next
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1784
      // code for aligned copy (and substracting 8 from 'count' before jump).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1785
      // The compare above (count >= 11) guarantes 'count' >= 16 bytes.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1786
      // Also jump over aligned copy after the copy with shift completed.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1787
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1788
      copy_16_bytes_backward_with_shift(end_from, end_to, count, 8,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1789
                                        L_aligned_copy, L_copy_2_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1790
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1791
    // copy 4 elements (16 bytes) at a time
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  1792
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1793
    __ BIND(L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1794
      __ dec(end_from, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1795
      __ ldx(end_from, 8, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1796
      __ ldx(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1797
      __ dec(end_to, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1798
      __ deccc(count, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1799
      __ stx(O3, end_to, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1800
      __ brx(Assembler::greaterEqual, false, Assembler::pt, L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1801
      __ delayed()->stx(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1802
      __ inc(count, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1803
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1804
    // copy 1 element (2 bytes) at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1805
    __ BIND(L_copy_2_bytes);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  1806
      __ cmp_and_br_short(count, 0, Assembler::equal, Assembler::pt, L_exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1807
    __ BIND(L_copy_2_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1808
      __ dec(end_from, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1809
      __ dec(end_to, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1810
      __ lduh(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1811
      __ deccc(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1812
      __ brx(Assembler::greater, false, Assembler::pt, L_copy_2_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1813
      __ delayed()->sth(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1814
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1815
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1816
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1817
    inc_counter_np(SharedRuntime::_jshort_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1818
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1819
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1820
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1821
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1822
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1823
  //
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1824
  // Helper methods for generate_disjoint_int_copy_core()
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1825
  //
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1826
  void copy_16_bytes_loop(Register from, Register to, Register count, int count_dec,
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1827
                          Label& L_loop, bool use_prefetch, bool use_bis) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1828
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1829
    __ align(OptoLoopAlignment);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1830
    __ BIND(L_loop);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1831
    if (use_prefetch) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1832
      if (ArraycopySrcPrefetchDistance > 0) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1833
        __ prefetch(from, ArraycopySrcPrefetchDistance, Assembler::severalReads);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1834
      }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1835
      if (ArraycopyDstPrefetchDistance > 0) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1836
        __ prefetch(to, ArraycopyDstPrefetchDistance, Assembler::severalWritesAndPossiblyReads);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1837
      }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1838
    }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1839
    __ ldx(from, 4, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1840
    __ ldx(from, 12, G4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1841
    __ inc(to, 16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1842
    __ inc(from, 16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1843
    __ deccc(count, 4); // Can we do next iteration after this one?
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1844
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1845
    __ srlx(O4, 32, G3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1846
    __ bset(G3, O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1847
    __ sllx(O4, 32, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1848
    __ srlx(G4, 32, G3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1849
    __ bset(G3, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1850
    if (use_bis) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1851
      __ stxa(O3, to, -16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1852
      __ stxa(O4, to, -8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1853
    } else {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1854
      __ stx(O3, to, -16);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1855
      __ stx(O4, to, -8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1856
    }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1857
    __ brx(Assembler::greaterEqual, false, Assembler::pt, L_loop);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1858
    __ delayed()->sllx(G4, 32,  O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1859
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1860
  }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1861
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1862
  //
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1863
  //  Generate core code for disjoint int copy (and oop copy on 32-bit).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1864
  //  If "aligned" is true, the "from" and "to" addresses are assumed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1865
  //  to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1866
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1867
  // Arguments:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1868
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1869
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1870
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1871
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1872
  void generate_disjoint_int_copy_core(bool aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1873
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1874
    Label L_skip_alignment, L_aligned_copy;
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1875
    Label L_copy_4_bytes, L_copy_4_bytes_loop, L_exit;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1876
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1877
    const Register from      = O0;   // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1878
    const Register to        = O1;   // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1879
    const Register count     = O2;   // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1880
    const Register offset    = O5;   // offset from start of arrays
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1881
    // O3, O4, G3, G4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1882
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1883
    // 'aligned' == true when it is known statically during compilation
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1884
    // of this arraycopy call site that both 'from' and 'to' addresses
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1885
    // are HeapWordSize aligned (see LibraryCallKit::basictype2arraycopy()).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1886
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1887
    // Aligned arrays have 4 bytes alignment in 32-bits VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1888
    // and 8 bytes - in 64-bits VM.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1889
    //
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  1890
    if (!aligned) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1891
      // The next check could be put under 'ifndef' since the code in
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1892
      // generate_disjoint_long_copy_core() has own checks and set 'offset'.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1893
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1894
      // for short arrays, just do single element copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1895
      __ cmp(count, 5); // 4 + 1 (20 bytes)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1896
      __ brx(Assembler::lessEqual, false, Assembler::pn, L_copy_4_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1897
      __ delayed()->mov(G0, offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1898
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1899
      // copy 1 element to align 'to' on an 8 byte boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1900
      __ andcc(to, 7, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1901
      __ br(Assembler::zero, false, Assembler::pt, L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1902
      __ delayed()->ld(from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1903
      __ inc(from, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1904
      __ inc(to, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1905
      __ dec(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1906
      __ st(O3, to, -4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1907
    __ BIND(L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1908
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1909
    // if arrays have same alignment mod 8, do 4 elements copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1910
      __ andcc(from, 7, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1911
      __ br(Assembler::zero, false, Assembler::pt, L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1912
      __ delayed()->ld(from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1913
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1914
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1915
    // Load 2 aligned 8-bytes chunks and use one from previous iteration
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1916
    // to form 2 aligned 8-bytes chunks to store.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1917
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1918
    // copy_16_bytes_forward_with_shift() is not used here since this
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1919
    // code is more optimal.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1920
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1921
    // copy with shift 4 elements (16 bytes) at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1922
      __ dec(count, 4);   // The cmp at the beginning guaranty count >= 4
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1923
      __ sllx(O3, 32,  O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1924
24326
d3fdd5c16fe0 8022070: Compilation error in stubGenerator_sparc.cpp with some compilers
mikael
parents: 22505
diff changeset
  1925
      disjoint_copy_core(from, to, count, 2, 16, &StubGenerator::copy_16_bytes_loop);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1926
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1927
      __ br(Assembler::always, false, Assembler::pt, L_copy_4_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1928
      __ delayed()->inc(count, 4); // restore 'count'
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1929
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1930
    __ BIND(L_aligned_copy);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1931
    } // !aligned
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  1932
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1933
    // copy 4 elements (16 bytes) at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1934
      __ and3(count, 1, G4); // Save
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1935
      __ srl(count, 1, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1936
     generate_disjoint_long_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1937
      __ mov(G4, count);     // Restore
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1938
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1939
    // copy 1 element at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1940
    __ BIND(L_copy_4_bytes);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  1941
      __ cmp_and_br_short(count, 0, Assembler::equal, Assembler::pt, L_exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1942
    __ BIND(L_copy_4_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1943
      __ ld(from, offset, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1944
      __ deccc(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1945
      __ st(O3, to, offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1946
      __ brx(Assembler::notZero, false, Assembler::pt, L_copy_4_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1947
      __ delayed()->inc(offset, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1948
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1949
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1950
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1951
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1952
  //  Generate stub for disjoint int copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1953
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1954
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1955
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1956
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1957
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1958
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1959
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1960
  address generate_disjoint_int_copy(bool aligned, address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1961
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1962
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1963
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1964
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1965
    const Register count = O2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1966
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1967
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1968
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1969
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1970
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1971
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  1972
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1973
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1974
    generate_disjoint_int_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1975
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1976
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1977
    inc_counter_np(SharedRuntime::_jint_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1978
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1979
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1980
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1981
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1982
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1983
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1984
  //  Generate core code for conjoint int copy (and oop copy on 32-bit).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1985
  //  If "aligned" is true, the "from" and "to" addresses are assumed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1986
  //  to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1987
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1988
  // Arguments:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1989
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1990
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1991
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1992
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1993
  void generate_conjoint_int_copy_core(bool aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1994
    // Do reverse copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1995
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1996
    Label L_skip_alignment, L_aligned_copy;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1997
    Label L_copy_16_bytes,  L_copy_4_bytes, L_copy_4_bytes_loop, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1998
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1999
    const Register from      = O0;   // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2000
    const Register to        = O1;   // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2001
    const Register count     = O2;   // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2002
    const Register end_from  = from; // source array end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2003
    const Register end_to    = to;   // destination array end address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2004
    // O3, O4, O5, G3 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2005
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2006
    const Register byte_count = O3;  // bytes count to copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2007
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2008
      __ sllx(count, LogBytesPerInt, byte_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2009
      __ add(to, byte_count, end_to); // offset after last copied element
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2010
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2011
      __ cmp(count, 5); // for short arrays, just do single element copy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2012
      __ brx(Assembler::lessEqual, false, Assembler::pn, L_copy_4_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2013
      __ delayed()->add(from, byte_count, end_from);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2014
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2015
    // copy 1 element to align 'to' on an 8 byte boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2016
      __ andcc(end_to, 7, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2017
      __ br(Assembler::zero, false, Assembler::pt, L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2018
      __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2019
      __ dec(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2020
      __ dec(end_from, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2021
      __ dec(end_to,   4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2022
      __ ld(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2023
      __ st(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2024
    __ BIND(L_skip_alignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2025
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2026
    // Check if 'end_from' and 'end_to' has the same alignment.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2027
      __ andcc(end_from, 7, G0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2028
      __ br(Assembler::zero, false, Assembler::pt, L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2029
      __ delayed()->dec(count, 4); // The cmp at the start guaranty cnt >= 4
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2030
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2031
    // copy with shift 4 elements (16 bytes) at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2032
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2033
    // Load 2 aligned 8-bytes chunks and use one from previous iteration
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2034
    // to form 2 aligned 8-bytes chunks to store.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2035
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2036
      __ ldx(end_from, -4, O3);
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  2037
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2038
    __ BIND(L_copy_16_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2039
      __ ldx(end_from, -12, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2040
      __ deccc(count, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2041
      __ ldx(end_from, -20, O5);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2042
      __ dec(end_to, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2043
      __ dec(end_from, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2044
      __ srlx(O3, 32, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2045
      __ sllx(O4, 32, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2046
      __ bset(G3, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2047
      __ stx(O3, end_to, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2048
      __ srlx(O4, 32, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2049
      __ sllx(O5, 32, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2050
      __ bset(O4, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2051
      __ stx(G3, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2052
      __ brx(Assembler::greaterEqual, false, Assembler::pt, L_copy_16_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2053
      __ delayed()->mov(O5, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2054
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2055
      __ br(Assembler::always, false, Assembler::pt, L_copy_4_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2056
      __ delayed()->inc(count, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2057
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2058
    // copy 4 elements (16 bytes) at a time
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  2059
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2060
    __ BIND(L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2061
      __ dec(end_from, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2062
      __ ldx(end_from, 8, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2063
      __ ldx(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2064
      __ dec(end_to, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2065
      __ deccc(count, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2066
      __ stx(O3, end_to, 8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2067
      __ brx(Assembler::greaterEqual, false, Assembler::pt, L_aligned_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2068
      __ delayed()->stx(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2069
      __ inc(count, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2070
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2071
    // copy 1 element (4 bytes) at a time
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2072
    __ BIND(L_copy_4_bytes);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  2073
      __ cmp_and_br_short(count, 0, Assembler::equal, Assembler::pt, L_exit);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2074
    __ BIND(L_copy_4_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2075
      __ dec(end_from, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2076
      __ dec(end_to, 4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2077
      __ ld(end_from, 0, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2078
      __ deccc(count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2079
      __ brx(Assembler::greater, false, Assembler::pt, L_copy_4_bytes_loop);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2080
      __ delayed()->st(O4, end_to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2081
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2082
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2083
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2084
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2085
  //  Generate stub for conjoint int copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2086
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2087
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2088
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2089
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2090
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2091
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2092
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2093
  address generate_conjoint_int_copy(bool aligned, address nooverlap_target,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2094
                                     address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2095
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2096
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2097
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2098
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2099
    assert_clean_int(O2, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2100
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2101
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2102
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2103
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2104
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2105
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2106
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2107
    array_overlap_test(nooverlap_target, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2108
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2109
    generate_conjoint_int_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2110
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2111
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2112
    inc_counter_np(SharedRuntime::_jint_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2113
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2114
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2115
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2116
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2117
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2118
  //
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2119
  // Helper methods for generate_disjoint_long_copy_core()
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2120
  //
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2121
  void copy_64_bytes_loop(Register from, Register to, Register count, int count_dec,
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2122
                          Label& L_loop, bool use_prefetch, bool use_bis) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2123
    __ align(OptoLoopAlignment);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2124
    __ BIND(L_loop);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2125
    for (int off = 0; off < 64; off += 16) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2126
      if (use_prefetch && (off & 31) == 0) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2127
        if (ArraycopySrcPrefetchDistance > 0) {
10566
630c177ec580 7081933: Use zeroing elimination optimization for large array
kvn
parents: 10545
diff changeset
  2128
          __ prefetch(from, ArraycopySrcPrefetchDistance+off, Assembler::severalReads);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2129
        }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2130
        if (ArraycopyDstPrefetchDistance > 0) {
10566
630c177ec580 7081933: Use zeroing elimination optimization for large array
kvn
parents: 10545
diff changeset
  2131
          __ prefetch(to, ArraycopyDstPrefetchDistance+off, Assembler::severalWritesAndPossiblyReads);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2132
        }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2133
      }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2134
      __ ldx(from,  off+0, O4);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2135
      __ ldx(from,  off+8, O5);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2136
      if (use_bis) {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2137
        __ stxa(O4, to,  off+0);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2138
        __ stxa(O5, to,  off+8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2139
      } else {
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2140
        __ stx(O4, to,  off+0);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2141
        __ stx(O5, to,  off+8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2142
      }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2143
    }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2144
    __ deccc(count, 8);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2145
    __ inc(from, 64);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2146
    __ brx(Assembler::greaterEqual, false, Assembler::pt, L_loop);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2147
    __ delayed()->inc(to, 64);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2148
  }
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2149
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2150
  //
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2151
  //  Generate core code for disjoint long copy (and oop copy on 64-bit).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2152
  //  "aligned" is ignored, because we must make the stronger
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2153
  //  assumption that both addresses are always 64-bit aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2154
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2155
  // Arguments:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2156
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2157
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2158
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2159
  //
5248
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2160
  // count -= 2;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2161
  // if ( count >= 0 ) { // >= 2 elements
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2162
  //   if ( count > 6) { // >= 8 elements
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2163
  //     count -= 6; // original count - 8
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2164
  //     do {
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2165
  //       copy_8_elements;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2166
  //       count -= 8;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2167
  //     } while ( count >= 0 );
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2168
  //     count += 6;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2169
  //   }
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2170
  //   if ( count >= 0 ) { // >= 2 elements
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2171
  //     do {
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2172
  //       copy_2_elements;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2173
  //     } while ( (count=count-2) >= 0 );
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2174
  //   }
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2175
  // }
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2176
  // count += 2;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2177
  // if ( count != 0 ) { // 1 element left
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2178
  //   copy_1_element;
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2179
  // }
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2180
  //
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2181
  void generate_disjoint_long_copy_core(bool aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2182
    Label L_copy_8_bytes, L_copy_16_bytes, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2183
    const Register from    = O0;  // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2184
    const Register to      = O1;  // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2185
    const Register count   = O2;  // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2186
    const Register offset0 = O4;  // element offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2187
    const Register offset8 = O5;  // next element offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2188
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2189
    __ deccc(count, 2);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2190
    __ mov(G0, offset0);   // offset from start of arrays (0)
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2191
    __ brx(Assembler::negative, false, Assembler::pn, L_copy_8_bytes );
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2192
    __ delayed()->add(offset0, 8, offset8);
5248
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2193
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2194
    // Copy by 64 bytes chunks
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2195
5248
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2196
    const Register from64 = O3;  // source address
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2197
    const Register to64   = G3;  // destination address
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2198
    __ subcc(count, 6, O3);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2199
    __ brx(Assembler::negative, false, Assembler::pt, L_copy_16_bytes );
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2200
    __ delayed()->mov(to,   to64);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2201
    // Now we can use O4(offset0), O5(offset8) as temps
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2202
    __ mov(O3, count);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2203
    // count >= 0 (original count - 8)
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2204
    __ mov(from, from64);
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2205
24326
d3fdd5c16fe0 8022070: Compilation error in stubGenerator_sparc.cpp with some compilers
mikael
parents: 22505
diff changeset
  2206
    disjoint_copy_core(from64, to64, count, 3, 64, &StubGenerator::copy_64_bytes_loop);
5248
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2207
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2208
      // Restore O4(offset0), O5(offset8)
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2209
      __ sub(from64, from, offset0);
10512
935fc9d89f08 7039731: arraycopy could use prefetch on SPARC
kvn
parents: 10501
diff changeset
  2210
      __ inccc(count, 6); // restore count
5248
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2211
      __ brx(Assembler::negative, false, Assembler::pn, L_copy_8_bytes );
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2212
      __ delayed()->add(offset0, 8, offset8);
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2213
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2214
      // Copy by 16 bytes chunks
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  2215
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2216
    __ BIND(L_copy_16_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2217
      __ ldx(from, offset0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2218
      __ ldx(from, offset8, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2219
      __ deccc(count, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2220
      __ stx(O3, to, offset0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2221
      __ inc(offset0, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2222
      __ stx(G3, to, offset8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2223
      __ brx(Assembler::greaterEqual, false, Assembler::pt, L_copy_16_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2224
      __ delayed()->inc(offset8, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2225
5248
5eddf88cc3c9 6940677: Use 64 bytes chunk copy for arraycopy on Sparc
kvn
parents: 5046
diff changeset
  2226
      // Copy last 8 bytes
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2227
    __ BIND(L_copy_8_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2228
      __ inccc(count, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2229
      __ brx(Assembler::zero, true, Assembler::pn, L_exit );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2230
      __ delayed()->mov(offset0, offset8); // Set O5 used by other stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2231
      __ ldx(from, offset0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2232
      __ stx(O3, to, offset0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2233
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2234
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2235
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2236
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2237
  //  Generate stub for disjoint long copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2238
  //  "aligned" is ignored, because we must make the stronger
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2239
  //  assumption that both addresses are always 64-bit aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2240
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2241
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2242
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2243
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2244
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2245
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2246
  address generate_disjoint_long_copy(bool aligned, address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2247
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2248
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2249
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2250
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2251
    assert_clean_int(O2, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2252
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2253
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2254
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2255
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2256
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2257
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2258
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2259
    generate_disjoint_long_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2260
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2261
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2262
    inc_counter_np(SharedRuntime::_jlong_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2263
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2264
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2265
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2266
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2267
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2268
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2269
  //  Generate core code for conjoint long copy (and oop copy on 64-bit).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2270
  //  "aligned" is ignored, because we must make the stronger
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2271
  //  assumption that both addresses are always 64-bit aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2272
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2273
  // Arguments:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2274
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2275
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2276
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2277
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2278
  void generate_conjoint_long_copy_core(bool aligned) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2279
    // Do reverse copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2280
    Label L_copy_8_bytes, L_copy_16_bytes, L_exit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2281
    const Register from    = O0;  // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2282
    const Register to      = O1;  // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2283
    const Register count   = O2;  // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2284
    const Register offset8 = O4;  // element offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2285
    const Register offset0 = O5;  // previous element offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2286
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2287
      __ subcc(count, 1, count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2288
      __ brx(Assembler::lessEqual, false, Assembler::pn, L_copy_8_bytes );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2289
      __ delayed()->sllx(count, LogBytesPerLong, offset8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2290
      __ sub(offset8, 8, offset0);
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  2291
      __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2292
    __ BIND(L_copy_16_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2293
      __ ldx(from, offset8, O2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2294
      __ ldx(from, offset0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2295
      __ stx(O2, to, offset8);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2296
      __ deccc(offset8, 16);      // use offset8 as counter
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2297
      __ stx(O3, to, offset0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2298
      __ brx(Assembler::greater, false, Assembler::pt, L_copy_16_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2299
      __ delayed()->dec(offset0, 16);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2300
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2301
    __ BIND(L_copy_8_bytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2302
      __ brx(Assembler::negative, false, Assembler::pn, L_exit );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2303
      __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2304
      __ ldx(from, 0, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2305
      __ stx(O3, to, 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2306
    __ BIND(L_exit);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2307
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2308
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2309
  //  Generate stub for conjoint long copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2310
  //  "aligned" is ignored, because we must make the stronger
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2311
  //  assumption that both addresses are always 64-bit aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2312
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2313
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2314
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2315
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2316
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2317
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2318
  address generate_conjoint_long_copy(bool aligned, address nooverlap_target,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2319
                                      address *entry, const char *name) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2320
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2321
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2322
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2323
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2324
    assert(aligned, "Should always be aligned");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2325
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2326
    assert_clean_int(O2, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2327
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2328
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2329
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2330
      // caller can pass a 64-bit byte count here (from Unsafe.copyMemory)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2331
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2332
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2333
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2334
    array_overlap_test(nooverlap_target, 3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2335
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2336
    generate_conjoint_long_copy_core(aligned);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2337
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2338
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2339
    inc_counter_np(SharedRuntime::_jlong_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2340
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2341
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2342
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2343
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2344
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2345
  //  Generate stub for disjoint oop copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2346
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2347
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2348
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2349
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2350
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2351
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2352
  //
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2353
  address generate_disjoint_oop_copy(bool aligned, address *entry, const char *name,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2354
                                     bool dest_uninitialized = false) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2355
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2356
    const Register from  = O0;  // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2357
    const Register to    = O1;  // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2358
    const Register count = O2;  // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2359
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2360
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2361
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2362
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2363
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2364
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2365
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2366
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2367
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2368
      // caller can pass a 64-bit byte count here
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2369
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2370
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2371
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2372
    // save arguments for barrier generation
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2373
    __ mov(to, G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2374
    __ mov(count, G5);
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2375
    gen_write_ref_array_pre_barrier(G1, G5, dest_uninitialized);
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2376
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2377
    if (UseCompressedOops) {
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2378
      generate_disjoint_int_copy_core(aligned);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2379
    } else {
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2380
      generate_disjoint_long_copy_core(aligned);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2381
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2382
    // O0 is used as temp register
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2383
    gen_write_ref_array_post_barrier(G1, G5, O0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2384
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2385
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2386
    inc_counter_np(SharedRuntime::_oop_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2387
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2388
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2389
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2390
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2391
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2392
  //  Generate stub for conjoint oop copy.  If "aligned" is true, the
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2393
  //  "from" and "to" addresses are assumed to be heapword aligned.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2394
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2395
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2396
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2397
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2398
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2399
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2400
  address generate_conjoint_oop_copy(bool aligned, address nooverlap_target,
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2401
                                     address *entry, const char *name,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2402
                                     bool dest_uninitialized = false) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2403
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2404
    const Register from  = O0;  // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2405
    const Register to    = O1;  // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2406
    const Register count = O2;  // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2407
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2408
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2409
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2410
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2411
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2412
    assert_clean_int(count, O3);     // Make sure 'count' is clean int.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2413
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2414
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2415
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2416
      // caller can pass a 64-bit byte count here
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2417
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2418
    }
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2419
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2420
    array_overlap_test(nooverlap_target, LogBytesPerHeapOop);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2421
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2422
    // save arguments for barrier generation
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2423
    __ mov(to, G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2424
    __ mov(count, G5);
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2425
    gen_write_ref_array_pre_barrier(G1, G5, dest_uninitialized);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2426
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2427
    if (UseCompressedOops) {
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2428
      generate_conjoint_int_copy_core(aligned);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2429
    } else {
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2430
      generate_conjoint_long_copy_core(aligned);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2431
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2432
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2433
    // O0 is used as temp register
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2434
    gen_write_ref_array_post_barrier(G1, G5, O0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2435
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2436
    // O3, O4 are used as temp registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2437
    inc_counter_np(SharedRuntime::_oop_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2438
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2439
    __ delayed()->mov(G0, O0); // return 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2440
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2441
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2442
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2443
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2444
  // Helper for generating a dynamic type check.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2445
  // Smashes only the given temp registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2446
  void generate_type_check(Register sub_klass,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2447
                           Register super_check_offset,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2448
                           Register super_klass,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2449
                           Register temp,
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2450
                           Label& L_success) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2451
    assert_different_registers(sub_klass, super_check_offset, super_klass, temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2452
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2453
    BLOCK_COMMENT("type_check:");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2454
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2455
    Label L_miss, L_pop_to_miss;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2456
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2457
    assert_clean_int(super_check_offset, temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2458
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2459
    __ check_klass_subtype_fast_path(sub_klass, super_klass, temp, noreg,
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2460
                                     &L_success, &L_miss, NULL,
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2461
                                     super_check_offset);
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2462
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2463
    BLOCK_COMMENT("type_check_slow_path:");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2464
    __ save_frame(0);
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2465
    __ check_klass_subtype_slow_path(sub_klass->after_save(),
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2466
                                     super_klass->after_save(),
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2467
                                     L0, L1, L2, L4,
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2468
                                     NULL, &L_pop_to_miss);
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  2469
    __ ba(L_success);
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2470
    __ delayed()->restore();
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2471
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2472
    __ bind(L_pop_to_miss);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2473
    __ restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2474
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2475
    // Fall through on failure!
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2476
    __ BIND(L_miss);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2477
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2478
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2479
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2480
  //  Generate stub for checked oop copy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2481
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2482
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2483
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2484
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2485
  //      count: O2 treated as signed
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2486
  //      ckoff: O3 (super_check_offset)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2487
  //      ckval: O4 (super_klass)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2488
  //      ret:   O0 zero for success; (-1^K) where K is partial transfer count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2489
  //
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2490
  address generate_checkcast_copy(const char *name, address *entry, bool dest_uninitialized = false) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2491
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2492
    const Register O0_from   = O0;      // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2493
    const Register O1_to     = O1;      // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2494
    const Register O2_count  = O2;      // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2495
    const Register O3_ckoff  = O3;      // super_check_offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2496
    const Register O4_ckval  = O4;      // super_klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2497
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2498
    const Register O5_offset = O5;      // loop var, with stride wordSize
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2499
    const Register G1_remain = G1;      // loop var, with stride -1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2500
    const Register G3_oop    = G3;      // actual oop copied
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2501
    const Register G4_klass  = G4;      // oop._klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2502
    const Register G5_super  = G5;      // oop._klass._primary_supers[ckval]
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2503
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2504
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2505
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2506
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2507
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2508
#ifdef ASSERT
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2509
    // We sometimes save a frame (see generate_type_check below).
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2510
    // If this will cause trouble, let's fail now instead of later.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2511
    __ save_frame(0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2512
    __ restore();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2513
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2514
6770
a67870aaedb3 6980792: Crash "exception happened outside interpreter, nmethods and vtable stubs (1)"
never
parents: 6464
diff changeset
  2515
    assert_clean_int(O2_count, G1);     // Make sure 'count' is clean int.
a67870aaedb3 6980792: Crash "exception happened outside interpreter, nmethods and vtable stubs (1)"
never
parents: 6464
diff changeset
  2516
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2517
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2518
    // caller guarantees that the arrays really are different
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2519
    // otherwise, we would have to make conjoint checks
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2520
    { Label L;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2521
      __ mov(O3, G1);           // spill: overlap test smashes O3
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2522
      __ mov(O4, G4);           // spill: overlap test smashes O4
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2523
      array_overlap_test(L, LogBytesPerHeapOop);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2524
      __ stop("checkcast_copy within a single array");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2525
      __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2526
      __ mov(G1, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2527
      __ mov(G4, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2528
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2529
#endif //ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2530
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2531
    if (entry != NULL) {
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2532
      *entry = __ pc();
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2533
      // caller can pass a 64-bit byte count here (from generic stub)
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2534
      BLOCK_COMMENT("Entry:");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2535
    }
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  2536
    gen_write_ref_array_pre_barrier(O1_to, O2_count, dest_uninitialized);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2537
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2538
    Label load_element, store_element, do_card_marks, fail, done;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2539
    __ addcc(O2_count, 0, G1_remain);   // initialize loop index, and test it
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2540
    __ brx(Assembler::notZero, false, Assembler::pt, load_element);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2541
    __ delayed()->mov(G0, O5_offset);   // offset from start of arrays
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2542
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2543
    // Empty array:  Nothing to do.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2544
    inc_counter_np(SharedRuntime::_checkcast_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2545
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2546
    __ delayed()->set(0, O0);           // return 0 on (trivial) success
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2547
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2548
    // ======== begin loop ========
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2549
    // (Loop is rotated; its entry is load_element.)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2550
    // Loop variables:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2551
    //   (O5 = 0; ; O5 += wordSize) --- offset from src, dest arrays
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2552
    //   (O2 = len; O2 != 0; O2--) --- number of oops *remaining*
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2553
    //   G3, G4, G5 --- current oop, oop.klass, oop.klass.super
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 5248
diff changeset
  2554
    __ align(OptoLoopAlignment);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2555
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2556
    __ BIND(store_element);
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2557
    __ deccc(G1_remain);                // decrement the count
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2558
    __ store_heap_oop(G3_oop, O1_to, O5_offset); // store the oop
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2559
    __ inc(O5_offset, heapOopSize);     // step to next offset
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2560
    __ brx(Assembler::zero, true, Assembler::pt, do_card_marks);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2561
    __ delayed()->set(0, O0);           // return -1 on success
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2562
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2563
    // ======== loop entry is here ========
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2564
    __ BIND(load_element);
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2565
    __ load_heap_oop(O0_from, O5_offset, G3_oop);  // load the oop
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  2566
    __ br_null_short(G3_oop, Assembler::pt, store_element);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2567
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2568
    __ load_klass(G3_oop, G4_klass); // query the object klass
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2569
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2570
    generate_type_check(G4_klass, O3_ckoff, O4_ckval, G5_super,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2571
                        // branch to this on success:
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2572
                        store_element);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2573
    // ======== end loop ========
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2574
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2575
    // It was a real error; we must depend on the caller to finish the job.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2576
    // Register G1 has number of *remaining* oops, O2 number of *total* oops.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2577
    // Emit GC store barriers for the oops we have copied (O2 minus G1),
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2578
    // and report their number to the caller.
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2579
    __ BIND(fail);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2580
    __ subcc(O2_count, G1_remain, O2_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2581
    __ brx(Assembler::zero, false, Assembler::pt, done);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2582
    __ delayed()->not1(O2_count, O0);   // report (-1^K) to caller
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2583
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2584
    __ BIND(do_card_marks);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2585
    gen_write_ref_array_post_barrier(O1_to, O2_count, O3);   // store check on O1[0..O2]
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2586
2256
82d4e10b7c6b 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 2254
diff changeset
  2587
    __ BIND(done);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2588
    inc_counter_np(SharedRuntime::_checkcast_array_copy_ctr, O3, O4);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2589
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2590
    __ delayed()->nop();             // return value in 00
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2591
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2592
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2593
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2594
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2595
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2596
  //  Generate 'unsafe' array copy stub
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2597
  //  Though just as safe as the other stubs, it takes an unscaled
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2598
  //  size_t argument instead of an element count.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2599
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2600
  // Arguments for generated stub:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2601
  //      from:  O0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2602
  //      to:    O1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2603
  //      count: O2 byte count, treated as ssize_t, can be zero
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2604
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2605
  // Examines the alignment of the operands and dispatches
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2606
  // to a long, int, short, or byte copy loop.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2607
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2608
  address generate_unsafe_copy(const char* name,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2609
                               address byte_copy_entry,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2610
                               address short_copy_entry,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2611
                               address int_copy_entry,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2612
                               address long_copy_entry) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2613
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2614
    const Register O0_from   = O0;      // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2615
    const Register O1_to     = O1;      // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2616
    const Register O2_count  = O2;      // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2617
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2618
    const Register G1_bits   = G1;      // test copy of low bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2619
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2620
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2621
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2622
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2623
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2624
    // bump this on entry, not on exit:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2625
    inc_counter_np(SharedRuntime::_unsafe_array_copy_ctr, G1, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2626
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2627
    __ or3(O0_from, O1_to, G1_bits);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2628
    __ or3(O2_count,       G1_bits, G1_bits);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2629
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2630
    __ btst(BytesPerLong-1, G1_bits);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2631
    __ br(Assembler::zero, true, Assembler::pt,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2632
          long_copy_entry, relocInfo::runtime_call_type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2633
    // scale the count on the way out:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2634
    __ delayed()->srax(O2_count, LogBytesPerLong, O2_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2635
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2636
    __ btst(BytesPerInt-1, G1_bits);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2637
    __ br(Assembler::zero, true, Assembler::pt,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2638
          int_copy_entry, relocInfo::runtime_call_type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2639
    // scale the count on the way out:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2640
    __ delayed()->srax(O2_count, LogBytesPerInt, O2_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2641
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2642
    __ btst(BytesPerShort-1, G1_bits);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2643
    __ br(Assembler::zero, true, Assembler::pt,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2644
          short_copy_entry, relocInfo::runtime_call_type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2645
    // scale the count on the way out:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2646
    __ delayed()->srax(O2_count, LogBytesPerShort, O2_count);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2647
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2648
    __ br(Assembler::always, false, Assembler::pt,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2649
          byte_copy_entry, relocInfo::runtime_call_type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2650
    __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2651
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2652
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2653
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2654
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2655
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2656
  // Perform range checks on the proposed arraycopy.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2657
  // Kills the two temps, but nothing else.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2658
  // Also, clean the sign bits of src_pos and dst_pos.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2659
  void arraycopy_range_checks(Register src,     // source array oop (O0)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2660
                              Register src_pos, // source position (O1)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2661
                              Register dst,     // destination array oo (O2)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2662
                              Register dst_pos, // destination position (O3)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2663
                              Register length,  // length of copy (O4)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2664
                              Register temp1, Register temp2,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2665
                              Label& L_failed) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2666
    BLOCK_COMMENT("arraycopy_range_checks:");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2667
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2668
    //  if (src_pos + length > arrayOop(src)->length() ) FAIL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2669
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2670
    const Register array_length = temp1;  // scratch
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2671
    const Register end_pos      = temp2;  // scratch
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2672
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2673
    // Note:  This next instruction may be in the delay slot of a branch:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2674
    __ add(length, src_pos, end_pos);  // src_pos + length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2675
    __ lduw(src, arrayOopDesc::length_offset_in_bytes(), array_length);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2676
    __ cmp(end_pos, array_length);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2677
    __ br(Assembler::greater, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2678
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2679
    //  if (dst_pos + length > arrayOop(dst)->length() ) FAIL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2680
    __ delayed()->add(length, dst_pos, end_pos); // dst_pos + length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2681
    __ lduw(dst, arrayOopDesc::length_offset_in_bytes(), array_length);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2682
    __ cmp(end_pos, array_length);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2683
    __ br(Assembler::greater, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2684
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2685
    // Have to clean up high 32-bits of 'src_pos' and 'dst_pos'.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2686
    // Move with sign extension can be used since they are positive.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2687
    __ delayed()->signx(src_pos, src_pos);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2688
    __ signx(dst_pos, dst_pos);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2689
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2690
    BLOCK_COMMENT("arraycopy_range_checks done");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2691
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2692
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2693
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2694
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2695
  //  Generate generic array copy stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2696
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2697
  //  Input:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2698
  //    O0    -  src oop
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2699
  //    O1    -  src_pos
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2700
  //    O2    -  dst oop
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2701
  //    O3    -  dst_pos
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2702
  //    O4    -  element count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2703
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2704
  //  Output:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2705
  //    O0 ==  0  -  success
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2706
  //    O0 == -1  -  need to call System.arraycopy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2707
  //
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2708
  address generate_generic_copy(const char *name,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2709
                                address entry_jbyte_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2710
                                address entry_jshort_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2711
                                address entry_jint_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2712
                                address entry_oop_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2713
                                address entry_jlong_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2714
                                address entry_checkcast_arraycopy) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2715
    Label L_failed, L_objArray;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2716
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2717
    // Input registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2718
    const Register src      = O0;  // source array oop
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2719
    const Register src_pos  = O1;  // source position
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2720
    const Register dst      = O2;  // destination array oop
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2721
    const Register dst_pos  = O3;  // destination position
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2722
    const Register length   = O4;  // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2723
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2724
    // registers used as temp
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2725
    const Register G3_src_klass = G3; // source array klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2726
    const Register G4_dst_klass = G4; // destination array klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2727
    const Register G5_lh        = G5; // layout handler
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2728
    const Register O5_temp      = O5;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2729
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2730
    __ align(CodeEntryAlignment);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2731
    StubCodeMark mark(this, "StubRoutines", name);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2732
    address start = __ pc();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2733
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2734
    // bump this on entry, not on exit:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2735
    inc_counter_np(SharedRuntime::_generic_array_copy_ctr, G1, G3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2736
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2737
    // In principle, the int arguments could be dirty.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2738
    //assert_clean_int(src_pos, G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2739
    //assert_clean_int(dst_pos, G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2740
    //assert_clean_int(length, G1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2741
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2742
    //-----------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2743
    // Assembler stubs will be used for this call to arraycopy
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2744
    // if the following conditions are met:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2745
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2746
    // (1) src and dst must not be null.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2747
    // (2) src_pos must not be negative.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2748
    // (3) dst_pos must not be negative.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2749
    // (4) length  must not be negative.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2750
    // (5) src klass and dst klass should be the same and not NULL.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2751
    // (6) src and dst should be arrays.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2752
    // (7) src_pos + length must not exceed length of src.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2753
    // (8) dst_pos + length must not exceed length of dst.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2754
    BLOCK_COMMENT("arraycopy initial argument checks");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2755
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2756
    //  if (src == NULL) return -1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2757
    __ br_null(src, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2758
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2759
    //  if (src_pos < 0) return -1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2760
    __ delayed()->tst(src_pos);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2761
    __ br(Assembler::negative, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2762
    __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2763
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2764
    //  if (dst == NULL) return -1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2765
    __ br_null(dst, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2766
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2767
    //  if (dst_pos < 0) return -1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2768
    __ delayed()->tst(dst_pos);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2769
    __ br(Assembler::negative, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2770
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2771
    //  if (length < 0) return -1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2772
    __ delayed()->tst(length);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2773
    __ br(Assembler::negative, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2774
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2775
    BLOCK_COMMENT("arraycopy argument klass checks");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2776
    //  get src->klass()
19979
ebe1dbb6e1aa 8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents: 18740
diff changeset
  2777
    if (UseCompressedClassPointers) {
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2778
      __ delayed()->nop(); // ??? not good
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2779
      __ load_klass(src, G3_src_klass);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2780
    } else {
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2781
      __ delayed()->ld_ptr(src, oopDesc::klass_offset_in_bytes(), G3_src_klass);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2782
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2783
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2784
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2785
    //  assert(src->klass() != NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2786
    BLOCK_COMMENT("assert klasses not null");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2787
    { Label L_a, L_b;
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  2788
      __ br_notnull_short(G3_src_klass, Assembler::pt, L_b); // it is broken if klass is NULL
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2789
      __ bind(L_a);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2790
      __ stop("broken null klass");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2791
      __ bind(L_b);
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2792
      __ load_klass(dst, G4_dst_klass);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2793
      __ br_null(G4_dst_klass, false, Assembler::pn, L_a); // this would be broken also
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2794
      __ delayed()->mov(G0, G4_dst_klass);      // scribble the temp
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2795
      BLOCK_COMMENT("assert done");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2796
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2797
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2798
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2799
    // Load layout helper
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2800
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2801
    //  |array_tag|     | header_size | element_type |     |log2_element_size|
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2802
    // 32        30    24            16              8     2                 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2803
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2804
    //   array_tag: typeArray = 0x3, objArray = 0x2, non-array = 0x0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2805
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2806
11430
718fc06da49a 7118863: Move sizeof(klassOopDesc) into the *Klass::*_offset_in_bytes() functions
stefank
parents: 10566
diff changeset
  2807
    int lh_offset = in_bytes(Klass::layout_helper_offset());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2808
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2809
    // Load 32-bits signed value. Use br() instruction with it to check icc.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2810
    __ lduw(G3_src_klass, lh_offset, G5_lh);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2811
19979
ebe1dbb6e1aa 8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents: 18740
diff changeset
  2812
    if (UseCompressedClassPointers) {
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2813
      __ load_klass(dst, G4_dst_klass);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2814
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2815
    // Handle objArrays completely differently...
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2816
    juint objArray_lh = Klass::array_layout_helper(T_OBJECT);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2817
    __ set(objArray_lh, O5_temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2818
    __ cmp(G5_lh,       O5_temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2819
    __ br(Assembler::equal, false, Assembler::pt, L_objArray);
19979
ebe1dbb6e1aa 8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents: 18740
diff changeset
  2820
    if (UseCompressedClassPointers) {
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2821
      __ delayed()->nop();
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2822
    } else {
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2823
      __ delayed()->ld_ptr(dst, oopDesc::klass_offset_in_bytes(), G4_dst_klass);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2824
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2825
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2826
    //  if (src->klass() != dst->klass()) return -1;
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  2827
    __ cmp_and_brx_short(G3_src_klass, G4_dst_klass, Assembler::notEqual, Assembler::pn, L_failed);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2828
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2829
    //  if (!src->is_Array()) return -1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2830
    __ cmp(G5_lh, Klass::_lh_neutral_value); // < 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2831
    __ br(Assembler::greaterEqual, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2832
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2833
    // At this point, it is known to be a typeArray (array_tag 0x3).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2834
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2835
    __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2836
    { Label L;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2837
      jint lh_prim_tag_in_place = (Klass::_lh_array_tag_type_value << Klass::_lh_array_tag_shift);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2838
      __ set(lh_prim_tag_in_place, O5_temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2839
      __ cmp(G5_lh,                O5_temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2840
      __ br(Assembler::greaterEqual, false, Assembler::pt, L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2841
      __ delayed()->nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2842
      __ stop("must be a primitive array");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2843
      __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2844
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2845
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2846
    __ delayed();                               // match next insn to prev branch
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2847
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2848
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2849
    arraycopy_range_checks(src, src_pos, dst, dst_pos, length,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2850
                           O5_temp, G4_dst_klass, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2851
13952
e3cf184080bc 8000213: NPG: Should have renamed arrayKlass and typeArrayKlass
coleenp
parents: 13728
diff changeset
  2852
    // TypeArrayKlass
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2853
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2854
    // src_addr = (src + array_header_in_bytes()) + (src_pos << log2elemsize);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2855
    // dst_addr = (dst + array_header_in_bytes()) + (dst_pos << log2elemsize);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2856
    //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2857
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2858
    const Register G4_offset = G4_dst_klass;    // array offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2859
    const Register G3_elsize = G3_src_klass;    // log2 element size
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2860
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2861
    __ srl(G5_lh, Klass::_lh_header_size_shift, G4_offset);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2862
    __ and3(G4_offset, Klass::_lh_header_size_mask, G4_offset); // array_offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2863
    __ add(src, G4_offset, src);       // src array offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2864
    __ add(dst, G4_offset, dst);       // dst array offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2865
    __ and3(G5_lh, Klass::_lh_log2_element_size_mask, G3_elsize); // log2 element size
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2866
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2867
    // next registers should be set before the jump to corresponding stub
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2868
    const Register from     = O0;  // source array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2869
    const Register to       = O1;  // destination array address
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2870
    const Register count    = O2;  // elements count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2871
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2872
    // 'from', 'to', 'count' registers should be set in this order
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2873
    // since they are the same as 'src', 'src_pos', 'dst'.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2874
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2875
    BLOCK_COMMENT("scale indexes to element size");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2876
    __ sll_ptr(src_pos, G3_elsize, src_pos);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2877
    __ sll_ptr(dst_pos, G3_elsize, dst_pos);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2878
    __ add(src, src_pos, from);       // src_addr
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2879
    __ add(dst, dst_pos, to);         // dst_addr
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2880
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2881
    BLOCK_COMMENT("choose copy loop based on element size");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2882
    __ cmp(G3_elsize, 0);
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2883
    __ br(Assembler::equal, true, Assembler::pt, entry_jbyte_arraycopy);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2884
    __ delayed()->signx(length, count); // length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2885
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2886
    __ cmp(G3_elsize, LogBytesPerShort);
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2887
    __ br(Assembler::equal, true, Assembler::pt, entry_jshort_arraycopy);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2888
    __ delayed()->signx(length, count); // length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2889
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2890
    __ cmp(G3_elsize, LogBytesPerInt);
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2891
    __ br(Assembler::equal, true, Assembler::pt, entry_jint_arraycopy);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2892
    __ delayed()->signx(length, count); // length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2893
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2894
    { Label L;
10252
0981ce1c3eef 7063628: Use cbcond on T4
kvn
parents: 10004
diff changeset
  2895
      __ cmp_and_br_short(G3_elsize, LogBytesPerLong, Assembler::equal, Assembler::pt, L);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2896
      __ stop("must be long copy, but elsize is wrong");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2897
      __ bind(L);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2898
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2899
#endif
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2900
    __ br(Assembler::always, false, Assembler::pt, entry_jlong_arraycopy);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2901
    __ delayed()->signx(length, count); // length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2902
13952
e3cf184080bc 8000213: NPG: Should have renamed arrayKlass and typeArrayKlass
coleenp
parents: 13728
diff changeset
  2903
    // ObjArrayKlass
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2904
  __ BIND(L_objArray);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2905
    // live at this point:  G3_src_klass, G4_dst_klass, src[_pos], dst[_pos], length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2906
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2907
    Label L_plain_copy, L_checkcast_copy;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2908
    //  test array classes for subtyping
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2909
    __ cmp(G3_src_klass, G4_dst_klass);         // usual case is exact equality
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2910
    __ brx(Assembler::notEqual, true, Assembler::pn, L_checkcast_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2911
    __ delayed()->lduw(G4_dst_klass, lh_offset, O5_temp); // hoisted from below
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2912
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2913
    // Identically typed arrays can be copied without element-wise checks.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2914
    arraycopy_range_checks(src, src_pos, dst, dst_pos, length,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2915
                           O5_temp, G5_lh, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2916
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2917
    __ add(src, arrayOopDesc::base_offset_in_bytes(T_OBJECT), src); //src offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2918
    __ add(dst, arrayOopDesc::base_offset_in_bytes(T_OBJECT), dst); //dst offset
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2919
    __ sll_ptr(src_pos, LogBytesPerHeapOop, src_pos);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2920
    __ sll_ptr(dst_pos, LogBytesPerHeapOop, dst_pos);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2921
    __ add(src, src_pos, from);       // src_addr
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2922
    __ add(dst, dst_pos, to);         // dst_addr
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2923
  __ BIND(L_plain_copy);
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2924
    __ br(Assembler::always, false, Assembler::pt, entry_oop_arraycopy);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2925
    __ delayed()->signx(length, count); // length
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2926
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2927
  __ BIND(L_checkcast_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2928
    // live at this point:  G3_src_klass, G4_dst_klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2929
    {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2930
      // Before looking at dst.length, make sure dst is also an objArray.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2931
      // lduw(G4_dst_klass, lh_offset, O5_temp); // hoisted to delay slot
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2932
      __ cmp(G5_lh,                    O5_temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2933
      __ br(Assembler::notEqual, false, Assembler::pn, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2934
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2935
      // It is safe to examine both src.length and dst.length.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2936
      __ delayed();                             // match next insn to prev branch
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2937
      arraycopy_range_checks(src, src_pos, dst, dst_pos, length,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2938
                             O5_temp, G5_lh, L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2939
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2940
      // Marshal the base address arguments now, freeing registers.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2941
      __ add(src, arrayOopDesc::base_offset_in_bytes(T_OBJECT), src); //src offset
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2942
      __ add(dst, arrayOopDesc::base_offset_in_bytes(T_OBJECT), dst); //dst offset
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2943
      __ sll_ptr(src_pos, LogBytesPerHeapOop, src_pos);
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 189
diff changeset
  2944
      __ sll_ptr(dst_pos, LogBytesPerHeapOop, dst_pos);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2945
      __ add(src, src_pos, from);               // src_addr
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2946
      __ add(dst, dst_pos, to);                 // dst_addr
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2947
      __ signx(length, count);                  // length (reloaded)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2948
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2949
      Register sco_temp = O3;                   // this register is free now
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2950
      assert_different_registers(from, to, count, sco_temp,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2951
                                 G4_dst_klass, G3_src_klass);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2952
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2953
      // Generate the type check.
11430
718fc06da49a 7118863: Move sizeof(klassOopDesc) into the *Klass::*_offset_in_bytes() functions
stefank
parents: 10566
diff changeset
  2954
      int sco_offset = in_bytes(Klass::super_check_offset_offset());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2955
      __ lduw(G4_dst_klass, sco_offset, sco_temp);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2956
      generate_type_check(G3_src_klass, sco_temp, G4_dst_klass,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2957
                          O5_temp, L_plain_copy);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2958
13952
e3cf184080bc 8000213: NPG: Should have renamed arrayKlass and typeArrayKlass
coleenp
parents: 13728
diff changeset
  2959
      // Fetch destination element klass from the ObjArrayKlass header.
e3cf184080bc 8000213: NPG: Should have renamed arrayKlass and typeArrayKlass
coleenp
parents: 13728
diff changeset
  2960
      int ek_offset = in_bytes(ObjArrayKlass::element_klass_offset());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2961
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2962
      // the checkcast_copy loop needs two extra arguments:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2963
      __ ld_ptr(G4_dst_klass, ek_offset, O4);   // dest elem klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2964
      // lduw(O4, sco_offset, O3);              // sco of elem klass
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2965
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  2966
      __ br(Assembler::always, false, Assembler::pt, entry_checkcast_arraycopy);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2967
      __ delayed()->lduw(O4, sco_offset, O3);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2968
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2969
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2970
  __ BIND(L_failed);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2971
    __ retl();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2972
    __ delayed()->sub(G0, 1, O0); // return -1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2973
    return start;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2974
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  2975
10501
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2976
  //
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2977
  //  Generate stub for heap zeroing.
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2978
  //  "to" address is aligned to jlong (8 bytes).
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2979
  //
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2980
  // Arguments for generated stub:
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2981
  //      to:    O0
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2982
  //      count: O1 treated as signed (count of HeapWord)
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2983
  //             count could be 0
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2984
  //
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2985
  address generate_zero_aligned_words(const char* name) {
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2986
    __ align(CodeEntryAlignment);
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2987
    StubCodeMark mark(this, "StubRoutines", name);
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2988
    address start = __ pc();
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2989
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2990
    const Register to    = O0;   // source array address
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2991
    const Register count = O1;   // HeapWords count
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2992
    const Register temp  = O2;   // scratch
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2993
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2994
    Label Ldone;
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2995
    __ sllx(count, LogHeapWordSize, count); // to bytes count
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2996
    // Use BIS for zeroing
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2997
    __ bis_zeroing(to, count, temp, Ldone);
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2998
    __ bind(Ldone);
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  2999
    __ retl();
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3000
    __ delayed()->nop();
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3001
    return start;
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3002
}
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3003
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  3004
  void generate_arraycopy_stubs() {
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3005
    address entry;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3006
    address entry_jbyte_arraycopy;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3007
    address entry_jshort_arraycopy;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3008
    address entry_jint_arraycopy;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3009
    address entry_oop_arraycopy;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3010
    address entry_jlong_arraycopy;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3011
    address entry_checkcast_arraycopy;
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3012
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3013
    //*** jbyte
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3014
    // Always need aligned and unaligned versions
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3015
    StubRoutines::_jbyte_disjoint_arraycopy         = generate_disjoint_byte_copy(false, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3016
                                                                                  "jbyte_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3017
    StubRoutines::_jbyte_arraycopy                  = generate_conjoint_byte_copy(false, entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3018
                                                                                  &entry_jbyte_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3019
                                                                                  "jbyte_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3020
    StubRoutines::_arrayof_jbyte_disjoint_arraycopy = generate_disjoint_byte_copy(true, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3021
                                                                                  "arrayof_jbyte_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3022
    StubRoutines::_arrayof_jbyte_arraycopy          = generate_conjoint_byte_copy(true, entry, NULL,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3023
                                                                                  "arrayof_jbyte_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3024
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3025
    //*** jshort
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3026
    // Always need aligned and unaligned versions
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3027
    StubRoutines::_jshort_disjoint_arraycopy         = generate_disjoint_short_copy(false, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3028
                                                                                    "jshort_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3029
    StubRoutines::_jshort_arraycopy                  = generate_conjoint_short_copy(false, entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3030
                                                                                    &entry_jshort_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3031
                                                                                    "jshort_arraycopy");
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3032
    StubRoutines::_arrayof_jshort_disjoint_arraycopy = generate_disjoint_short_copy(true, &entry,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3033
                                                                                    "arrayof_jshort_disjoint_arraycopy");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3034
    StubRoutines::_arrayof_jshort_arraycopy          = generate_conjoint_short_copy(true, entry, NULL,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3035
                                                                                    "arrayof_jshort_arraycopy");
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3036
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3037
    //*** jint
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3038
    // Aligned versions
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3039
    StubRoutines::_arrayof_jint_disjoint_arraycopy = generate_disjoint_int_copy(true, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3040
                                                                                "arrayof_jint_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3041
    StubRoutines::_arrayof_jint_arraycopy          = generate_conjoint_int_copy(true, entry, &entry_jint_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3042
                                                                                "arrayof_jint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3043
    // In 64 bit we need both aligned and unaligned versions of jint arraycopy.
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3044
    // entry_jint_arraycopy always points to the unaligned version (notice that we overwrite it).
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3045
    StubRoutines::_jint_disjoint_arraycopy         = generate_disjoint_int_copy(false, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3046
                                                                                "jint_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3047
    StubRoutines::_jint_arraycopy                  = generate_conjoint_int_copy(false, entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3048
                                                                                &entry_jint_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3049
                                                                                "jint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3050
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3051
    //*** jlong
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3052
    // It is always aligned
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3053
    StubRoutines::_arrayof_jlong_disjoint_arraycopy = generate_disjoint_long_copy(true, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3054
                                                                                  "arrayof_jlong_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3055
    StubRoutines::_arrayof_jlong_arraycopy          = generate_conjoint_long_copy(true, entry, &entry_jlong_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3056
                                                                                  "arrayof_jlong_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3057
    StubRoutines::_jlong_disjoint_arraycopy         = StubRoutines::_arrayof_jlong_disjoint_arraycopy;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3058
    StubRoutines::_jlong_arraycopy                  = StubRoutines::_arrayof_jlong_arraycopy;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3059
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3060
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3061
    //*** oops
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3062
    // Aligned versions
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3063
    StubRoutines::_arrayof_oop_disjoint_arraycopy        = generate_disjoint_oop_copy(true, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3064
                                                                                      "arrayof_oop_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3065
    StubRoutines::_arrayof_oop_arraycopy                 = generate_conjoint_oop_copy(true, entry, &entry_oop_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3066
                                                                                      "arrayof_oop_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3067
    // Aligned versions without pre-barriers
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3068
    StubRoutines::_arrayof_oop_disjoint_arraycopy_uninit = generate_disjoint_oop_copy(true, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3069
                                                                                      "arrayof_oop_disjoint_arraycopy_uninit",
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3070
                                                                                      /*dest_uninitialized*/true);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3071
    StubRoutines::_arrayof_oop_arraycopy_uninit          = generate_conjoint_oop_copy(true, entry, NULL,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3072
                                                                                      "arrayof_oop_arraycopy_uninit",
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3073
                                                                                      /*dest_uninitialized*/true);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3074
    if (UseCompressedOops) {
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3075
      // With compressed oops we need unaligned versions, notice that we overwrite entry_oop_arraycopy.
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3076
      StubRoutines::_oop_disjoint_arraycopy            = generate_disjoint_oop_copy(false, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3077
                                                                                    "oop_disjoint_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3078
      StubRoutines::_oop_arraycopy                     = generate_conjoint_oop_copy(false, entry, &entry_oop_arraycopy,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3079
                                                                                    "oop_arraycopy");
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3080
      // Unaligned versions without pre-barriers
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3081
      StubRoutines::_oop_disjoint_arraycopy_uninit     = generate_disjoint_oop_copy(false, &entry,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3082
                                                                                    "oop_disjoint_arraycopy_uninit",
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3083
                                                                                    /*dest_uninitialized*/true);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3084
      StubRoutines::_oop_arraycopy_uninit              = generate_conjoint_oop_copy(false, entry, NULL,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3085
                                                                                    "oop_arraycopy_uninit",
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3086
                                                                                    /*dest_uninitialized*/true);
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  3087
    } else {
8498
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3088
      // oop arraycopy is always aligned on 32bit and 64bit without compressed oops
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3089
      StubRoutines::_oop_disjoint_arraycopy            = StubRoutines::_arrayof_oop_disjoint_arraycopy;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3090
      StubRoutines::_oop_arraycopy                     = StubRoutines::_arrayof_oop_arraycopy;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3091
      StubRoutines::_oop_disjoint_arraycopy_uninit     = StubRoutines::_arrayof_oop_disjoint_arraycopy_uninit;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3092
      StubRoutines::_oop_arraycopy_uninit              = StubRoutines::_arrayof_oop_arraycopy_uninit;
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3093
    }
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3094
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3095
    StubRoutines::_checkcast_arraycopy        = generate_checkcast_copy("checkcast_arraycopy", &entry_checkcast_arraycopy);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3096
    StubRoutines::_checkcast_arraycopy_uninit = generate_checkcast_copy("checkcast_arraycopy_uninit", NULL,
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3097
                                                                        /*dest_uninitialized*/true);
6398004126b9 6627983: G1: Bad oop deference during marking
iveresov
parents: 8487
diff changeset
  3098
8487
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3099
    StubRoutines::_unsafe_arraycopy    = generate_unsafe_copy("unsafe_arraycopy",
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3100
                                                              entry_jbyte_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3101
                                                              entry_jshort_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3102
                                                              entry_jint_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3103
                                                              entry_jlong_arraycopy);
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3104
    StubRoutines::_generic_arraycopy   = generate_generic_copy("generic_arraycopy",
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3105
                                                               entry_jbyte_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3106
                                                               entry_jshort_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3107
                                                               entry_jint_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3108
                                                               entry_oop_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3109
                                                               entry_jlong_arraycopy,
bf96596f06d2 7020521: arraycopy stubs place prebarriers incorrectly
iveresov
parents: 7397
diff changeset
  3110
                                                               entry_checkcast_arraycopy);
6433
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3111
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3112
    StubRoutines::_jbyte_fill = generate_fill(T_BYTE, false, "jbyte_fill");
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3113
    StubRoutines::_jshort_fill = generate_fill(T_SHORT, false, "jshort_fill");
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3114
    StubRoutines::_jint_fill = generate_fill(T_INT, false, "jint_fill");
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3115
    StubRoutines::_arrayof_jbyte_fill = generate_fill(T_BYTE, true, "arrayof_jbyte_fill");
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3116
    StubRoutines::_arrayof_jshort_fill = generate_fill(T_SHORT, true, "arrayof_jshort_fill");
b0e4fafdc38b 4809552: Optimize Arrays.fill(...)
never
parents: 6057
diff changeset
  3117
    StubRoutines::_arrayof_jint_fill = generate_fill(T_INT, true, "arrayof_jint_fill");
10501
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3118
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3119
    if (UseBlockZeroing) {
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3120
      StubRoutines::_zero_aligned_words = generate_zero_aligned_words("zero_aligned_words");
5bce84af0883 7059037: Use BIS for zeroing on T4
kvn
parents: 10252
diff changeset
  3121
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  3122
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  3123
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3124
  address generate_aescrypt_encryptBlock() {
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3125
    // required since we read expanded key 'int' array starting first element without alignment considerations
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3126
    assert((arrayOopDesc::base_offset_in_bytes(T_INT) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3127
           "the following code assumes that first element of an int array is aligned to 8 bytes");
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3128
    __ align(CodeEntryAlignment);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3129
    StubCodeMark mark(this, "StubRoutines", "aescrypt_encryptBlock");
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3130
    Label L_load_misaligned_input, L_load_expanded_key, L_doLast128bit, L_storeOutput, L_store_misaligned_output;
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3131
    address start = __ pc();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3132
    Register from = O0; // source byte array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3133
    Register to = O1;   // destination byte array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3134
    Register key = O2;  // expanded key array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3135
    const Register keylen = O4; //reg for storing expanded key array length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3136
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3137
    // read expanded key length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3138
    __ ldsw(Address(key, arrayOopDesc::length_offset_in_bytes() - arrayOopDesc::base_offset_in_bytes(T_INT)), keylen, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3139
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3140
    // Method to address arbitrary alignment for load instructions:
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3141
    // Check last 3 bits of 'from' address to see if it is aligned to 8-byte boundary
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3142
    // If zero/aligned then continue with double FP load instructions
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3143
    // If not zero/mis-aligned then alignaddr will set GSR.align with number of bytes to skip during faligndata
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3144
    // alignaddr will also convert arbitrary aligned 'from' address to nearest 8-byte aligned address
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3145
    // load 3 * 8-byte components (to read 16 bytes input) in 3 different FP regs starting at this aligned address
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3146
    // faligndata will then extract (based on GSR.align value) the appropriate 8 bytes from the 2 source regs
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3147
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3148
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3149
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3150
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_input);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3151
    __ delayed()->alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3152
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3153
    // aligned case: load input into F54-F56
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3154
    __ ldf(FloatRegisterImpl::D, from, 0, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3155
    __ ldf(FloatRegisterImpl::D, from, 8, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3156
    __ ba_short(L_load_expanded_key);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3157
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3158
    __ BIND(L_load_misaligned_input);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3159
    __ ldf(FloatRegisterImpl::D, from, 0, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3160
    __ ldf(FloatRegisterImpl::D, from, 8, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3161
    __ ldf(FloatRegisterImpl::D, from, 16, F58);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3162
    __ faligndata(F54, F56, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3163
    __ faligndata(F56, F58, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3164
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3165
    __ BIND(L_load_expanded_key);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3166
    // Since we load expanded key buffers starting first element, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3167
    for ( int i = 0;  i <= 38; i += 2 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3168
      __ ldf(FloatRegisterImpl::D, key, i*4, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3169
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3170
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3171
    // perform cipher transformation
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3172
    __ fxor(FloatRegisterImpl::D, F0, F54, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3173
    __ fxor(FloatRegisterImpl::D, F2, F56, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3174
    // rounds 1 through 8
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3175
    for ( int i = 4;  i <= 28; i += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3176
      __ aes_eround01(as_FloatRegister(i), F54, F56, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3177
      __ aes_eround23(as_FloatRegister(i+2), F54, F56, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3178
      __ aes_eround01(as_FloatRegister(i+4), F58, F60, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3179
      __ aes_eround23(as_FloatRegister(i+6), F58, F60, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3180
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3181
    __ aes_eround01(F36, F54, F56, F58); //round 9
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3182
    __ aes_eround23(F38, F54, F56, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3183
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3184
    // 128-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3185
    __ cmp_and_brx_short(keylen, 44, Assembler::equal, Assembler::pt, L_doLast128bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3186
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3187
    for ( int i = 40;  i <= 50; i += 2 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3188
      __ ldf(FloatRegisterImpl::D, key, i*4, as_FloatRegister(i) );
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3189
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3190
    __ aes_eround01(F40, F58, F60, F54); //round 10
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3191
    __ aes_eround23(F42, F58, F60, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3192
    __ aes_eround01(F44, F54, F56, F58); //round 11
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3193
    __ aes_eround23(F46, F54, F56, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3194
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3195
    // 192-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3196
    __ cmp_and_brx_short(keylen, 52, Assembler::equal, Assembler::pt, L_storeOutput);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3197
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3198
    __ ldf(FloatRegisterImpl::D, key, 208, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3199
    __ aes_eround01(F48, F58, F60, F54); //round 12
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3200
    __ aes_eround23(F50, F58, F60, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3201
    __ ldf(FloatRegisterImpl::D, key, 216, F46);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3202
    __ ldf(FloatRegisterImpl::D, key, 224, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3203
    __ ldf(FloatRegisterImpl::D, key, 232, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3204
    __ aes_eround01(F52, F54, F56, F58); //round 13
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3205
    __ aes_eround23(F46, F54, F56, F60);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3206
    __ ba_short(L_storeOutput);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3207
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3208
    __ BIND(L_doLast128bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3209
    __ ldf(FloatRegisterImpl::D, key, 160, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3210
    __ ldf(FloatRegisterImpl::D, key, 168, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3211
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3212
    __ BIND(L_storeOutput);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3213
    // perform last round of encryption common for all key sizes
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3214
    __ aes_eround01_l(F48, F58, F60, F54); //last round
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3215
    __ aes_eround23_l(F50, F58, F60, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3216
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3217
    // Method to address arbitrary alignment for store instructions:
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3218
    // Check last 3 bits of 'dest' address to see if it is aligned to 8-byte boundary
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3219
    // If zero/aligned then continue with double FP store instructions
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3220
    // If not zero/mis-aligned then edge8n will generate edge mask in result reg (O3 in below case)
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3221
    // Example: If dest address is 0x07 and nearest 8-byte aligned address is 0x00 then edge mask will be 00000001
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3222
    // Compute (8-n) where n is # of bytes skipped by partial store(stpartialf) inst from edge mask, n=7 in this case
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3223
    // We get the value of n from the andcc that checks 'dest' alignment. n is available in O5 in below case.
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3224
    // Set GSR.align to (8-n) using alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3225
    // Circular byte shift store values by n places so that the original bytes are at correct position for stpartialf
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3226
    // Set the arbitrarily aligned 'dest' address to nearest 8-byte aligned address
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3227
    // Store (partial) the original first (8-n) bytes starting at the original 'dest' address
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3228
    // Negate the edge mask so that the subsequent stpartialf can store the original (8-n-1)th through 8th bytes at appropriate address
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3229
    // We need to execute this process for both the 8-byte result values
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3230
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3231
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3232
    __ andcc(to, 7, O5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3233
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3234
    __ delayed()->edge8n(to, G0, O3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3235
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3236
    // aligned case: store output into the destination array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3237
    __ stf(FloatRegisterImpl::D, F54, to, 0);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3238
    __ retl();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3239
    __ delayed()->stf(FloatRegisterImpl::D, F56, to, 8);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3240
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3241
    __ BIND(L_store_misaligned_output);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3242
    __ add(to, 8, O4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3243
    __ mov(8, O2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3244
    __ sub(O2, O5, O2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3245
    __ alignaddr(O2, G0, O2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3246
    __ faligndata(F54, F54, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3247
    __ faligndata(F56, F56, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3248
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3249
    __ and3(O4, -8, O4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3250
    __ stpartialf(to, O3, F54, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3251
    __ stpartialf(O4, O3, F56, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3252
    __ add(to, 8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3253
    __ add(O4, 8, O4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3254
    __ orn(G0, O3, O3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3255
    __ stpartialf(to, O3, F54, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3256
    __ retl();
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3257
    __ delayed()->stpartialf(O4, O3, F56, Assembler::ASI_PST8_PRIMARY);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3258
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3259
    return start;
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3260
  }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3261
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3262
  address generate_aescrypt_decryptBlock() {
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3263
    assert((arrayOopDesc::base_offset_in_bytes(T_INT) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3264
           "the following code assumes that first element of an int array is aligned to 8 bytes");
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3265
    // required since we read original key 'byte' array as well in the decryption stubs
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3266
    assert((arrayOopDesc::base_offset_in_bytes(T_BYTE) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3267
           "the following code assumes that first element of a byte array is aligned to 8 bytes");
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3268
    __ align(CodeEntryAlignment);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3269
    StubCodeMark mark(this, "StubRoutines", "aescrypt_decryptBlock");
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3270
    address start = __ pc();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3271
    Label L_load_misaligned_input, L_load_original_key, L_expand192bit, L_expand256bit, L_reload_misaligned_input;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3272
    Label L_256bit_transform, L_common_transform, L_store_misaligned_output;
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3273
    Register from = O0; // source byte array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3274
    Register to = O1;   // destination byte array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3275
    Register key = O2;  // expanded key array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3276
    Register original_key = O3;  // original key array only required during decryption
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3277
    const Register keylen = O4;  // reg for storing expanded key array length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3278
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3279
    // read expanded key array length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3280
    __ ldsw(Address(key, arrayOopDesc::length_offset_in_bytes() - arrayOopDesc::base_offset_in_bytes(T_INT)), keylen, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3281
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3282
    // save 'from' since we may need to recheck alignment in case of 256-bit decryption
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3283
    __ mov(from, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3284
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3285
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3286
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3287
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_input);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3288
    __ delayed()->alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3289
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3290
    // aligned case: load input into F52-F54
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3291
    __ ldf(FloatRegisterImpl::D, from, 0, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3292
    __ ldf(FloatRegisterImpl::D, from, 8, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3293
    __ ba_short(L_load_original_key);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3294
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3295
    __ BIND(L_load_misaligned_input);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3296
    __ ldf(FloatRegisterImpl::D, from, 0, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3297
    __ ldf(FloatRegisterImpl::D, from, 8, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3298
    __ ldf(FloatRegisterImpl::D, from, 16, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3299
    __ faligndata(F52, F54, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3300
    __ faligndata(F54, F56, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3301
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3302
    __ BIND(L_load_original_key);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3303
    // load original key from SunJCE expanded decryption key
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3304
    // Since we load original key buffer starting first element, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3305
    for ( int i = 0;  i <= 3; i++ ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3306
      __ ldf(FloatRegisterImpl::S, original_key, i*4, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3307
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3308
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3309
    // 256-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3310
    __ cmp_and_brx_short(keylen, 60, Assembler::equal, Assembler::pn, L_expand256bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3311
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3312
    // 192-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3313
    __ cmp_and_brx_short(keylen, 52, Assembler::equal, Assembler::pn, L_expand192bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3314
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3315
    // 128-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3316
    // perform key expansion since SunJCE decryption-key expansion is not compatible with SPARC crypto instructions
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3317
    for ( int i = 0;  i <= 36; i += 4 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3318
      __ aes_kexpand1(as_FloatRegister(i), as_FloatRegister(i+2), i/4, as_FloatRegister(i+4));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3319
      __ aes_kexpand2(as_FloatRegister(i+2), as_FloatRegister(i+4), as_FloatRegister(i+6));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3320
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3321
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3322
    // perform 128-bit key specific inverse cipher transformation
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3323
    __ fxor(FloatRegisterImpl::D, F42, F54, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3324
    __ fxor(FloatRegisterImpl::D, F40, F52, F52);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3325
    __ ba_short(L_common_transform);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3326
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3327
    __ BIND(L_expand192bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3328
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3329
    // start loading rest of the 192-bit key
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3330
    __ ldf(FloatRegisterImpl::S, original_key, 16, F4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3331
    __ ldf(FloatRegisterImpl::S, original_key, 20, F5);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3332
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3333
    // perform key expansion since SunJCE decryption-key expansion is not compatible with SPARC crypto instructions
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3334
    for ( int i = 0;  i <= 36; i += 6 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3335
      __ aes_kexpand1(as_FloatRegister(i), as_FloatRegister(i+4), i/6, as_FloatRegister(i+6));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3336
      __ aes_kexpand2(as_FloatRegister(i+2), as_FloatRegister(i+6), as_FloatRegister(i+8));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3337
      __ aes_kexpand2(as_FloatRegister(i+4), as_FloatRegister(i+8), as_FloatRegister(i+10));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3338
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3339
    __ aes_kexpand1(F42, F46, 7, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3340
    __ aes_kexpand2(F44, F48, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3341
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3342
    // perform 192-bit key specific inverse cipher transformation
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3343
    __ fxor(FloatRegisterImpl::D, F50, F54, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3344
    __ fxor(FloatRegisterImpl::D, F48, F52, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3345
    __ aes_dround23(F46, F52, F54, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3346
    __ aes_dround01(F44, F52, F54, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3347
    __ aes_dround23(F42, F56, F58, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3348
    __ aes_dround01(F40, F56, F58, F52);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3349
    __ ba_short(L_common_transform);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3350
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3351
    __ BIND(L_expand256bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3352
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3353
    // load rest of the 256-bit key
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3354
    for ( int i = 4;  i <= 7; i++ ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3355
      __ ldf(FloatRegisterImpl::S, original_key, i*4, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3356
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3357
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3358
    // perform key expansion since SunJCE decryption-key expansion is not compatible with SPARC crypto instructions
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3359
    for ( int i = 0;  i <= 40; i += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3360
      __ aes_kexpand1(as_FloatRegister(i), as_FloatRegister(i+6), i/8, as_FloatRegister(i+8));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3361
      __ aes_kexpand2(as_FloatRegister(i+2), as_FloatRegister(i+8), as_FloatRegister(i+10));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3362
      __ aes_kexpand0(as_FloatRegister(i+4), as_FloatRegister(i+10), as_FloatRegister(i+12));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3363
      __ aes_kexpand2(as_FloatRegister(i+6), as_FloatRegister(i+12), as_FloatRegister(i+14));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3364
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3365
    __ aes_kexpand1(F48, F54, 6, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3366
    __ aes_kexpand2(F50, F56, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3367
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3368
    for ( int i = 0;  i <= 6; i += 2 ) {
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3369
      __ fsrc2(FloatRegisterImpl::D, as_FloatRegister(58-i), as_FloatRegister(i));
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3370
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3371
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3372
    // reload original 'from' address
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3373
    __ mov(G1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3374
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3375
    // re-check 8-byte alignment
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3376
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3377
    __ br(Assembler::notZero, true, Assembler::pn, L_reload_misaligned_input);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3378
    __ delayed()->alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3379
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3380
    // aligned case: load input into F52-F54
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3381
    __ ldf(FloatRegisterImpl::D, from, 0, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3382
    __ ldf(FloatRegisterImpl::D, from, 8, F54);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3383
    __ ba_short(L_256bit_transform);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3384
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3385
    __ BIND(L_reload_misaligned_input);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3386
    __ ldf(FloatRegisterImpl::D, from, 0, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3387
    __ ldf(FloatRegisterImpl::D, from, 8, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3388
    __ ldf(FloatRegisterImpl::D, from, 16, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3389
    __ faligndata(F52, F54, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3390
    __ faligndata(F54, F56, F54);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3391
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3392
    // perform 256-bit key specific inverse cipher transformation
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3393
    __ BIND(L_256bit_transform);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3394
    __ fxor(FloatRegisterImpl::D, F0, F54, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3395
    __ fxor(FloatRegisterImpl::D, F2, F52, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3396
    __ aes_dround23(F4, F52, F54, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3397
    __ aes_dround01(F6, F52, F54, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3398
    __ aes_dround23(F50, F56, F58, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3399
    __ aes_dround01(F48, F56, F58, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3400
    __ aes_dround23(F46, F52, F54, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3401
    __ aes_dround01(F44, F52, F54, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3402
    __ aes_dround23(F42, F56, F58, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3403
    __ aes_dround01(F40, F56, F58, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3404
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3405
    for ( int i = 0;  i <= 7; i++ ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3406
      __ ldf(FloatRegisterImpl::S, original_key, i*4, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3407
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3408
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3409
    // perform inverse cipher transformations common for all key sizes
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3410
    __ BIND(L_common_transform);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3411
    for ( int i = 38;  i >= 6; i -= 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3412
      __ aes_dround23(as_FloatRegister(i), F52, F54, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3413
      __ aes_dround01(as_FloatRegister(i-2), F52, F54, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3414
      if ( i != 6) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3415
        __ aes_dround23(as_FloatRegister(i-4), F56, F58, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3416
        __ aes_dround01(as_FloatRegister(i-6), F56, F58, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3417
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3418
        __ aes_dround23_l(as_FloatRegister(i-4), F56, F58, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3419
        __ aes_dround01_l(as_FloatRegister(i-6), F56, F58, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3420
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3421
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3422
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3423
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3424
    __ andcc(to, 7, O5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3425
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3426
    __ delayed()->edge8n(to, G0, O3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3427
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3428
    // aligned case: store output into the destination array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3429
    __ stf(FloatRegisterImpl::D, F52, to, 0);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3430
    __ retl();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3431
    __ delayed()->stf(FloatRegisterImpl::D, F54, to, 8);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3432
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3433
    __ BIND(L_store_misaligned_output);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3434
    __ add(to, 8, O4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3435
    __ mov(8, O2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3436
    __ sub(O2, O5, O2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3437
    __ alignaddr(O2, G0, O2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3438
    __ faligndata(F52, F52, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3439
    __ faligndata(F54, F54, F54);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3440
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3441
    __ and3(O4, -8, O4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3442
    __ stpartialf(to, O3, F52, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3443
    __ stpartialf(O4, O3, F54, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3444
    __ add(to, 8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3445
    __ add(O4, 8, O4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3446
    __ orn(G0, O3, O3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3447
    __ stpartialf(to, O3, F52, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3448
    __ retl();
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3449
    __ delayed()->stpartialf(O4, O3, F54, Assembler::ASI_PST8_PRIMARY);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3450
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3451
    return start;
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3452
  }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3453
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3454
  address generate_cipherBlockChaining_encryptAESCrypt() {
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3455
    assert((arrayOopDesc::base_offset_in_bytes(T_INT) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3456
           "the following code assumes that first element of an int array is aligned to 8 bytes");
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3457
    assert((arrayOopDesc::base_offset_in_bytes(T_BYTE) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3458
           "the following code assumes that first element of a byte array is aligned to 8 bytes");
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3459
    __ align(CodeEntryAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3460
    StubCodeMark mark(this, "StubRoutines", "cipherBlockChaining_encryptAESCrypt");
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3461
    Label L_cbcenc128, L_load_misaligned_input_128bit, L_128bit_transform, L_store_misaligned_output_128bit;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3462
    Label L_check_loop_end_128bit, L_cbcenc192, L_load_misaligned_input_192bit, L_192bit_transform;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3463
    Label L_store_misaligned_output_192bit, L_check_loop_end_192bit, L_cbcenc256, L_load_misaligned_input_256bit;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3464
    Label L_256bit_transform, L_store_misaligned_output_256bit, L_check_loop_end_256bit;
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3465
    address start = __ pc();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3466
    Register from = I0; // source byte array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3467
    Register to = I1;   // destination byte array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3468
    Register key = I2;  // expanded key array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3469
    Register rvec = I3; // init vector
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3470
    const Register len_reg = I4; // cipher length
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3471
    const Register keylen = I5;  // reg for storing expanded key array length
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3472
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3473
    __ save_frame(0);
24488
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3474
    // save cipher len to return in the end
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3475
    __ mov(len_reg, L0);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3476
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3477
    // read expanded key length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3478
    __ ldsw(Address(key, arrayOopDesc::length_offset_in_bytes() - arrayOopDesc::base_offset_in_bytes(T_INT)), keylen, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3479
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3480
    // load initial vector, 8-byte alignment is guranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3481
    __ ldf(FloatRegisterImpl::D, rvec, 0, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3482
    __ ldf(FloatRegisterImpl::D, rvec, 8, F62);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3483
    // load key, 8-byte alignment is guranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3484
    __ ldx(key,0,G1);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3485
    __ ldx(key,8,G5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3486
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3487
    // start loading expanded key, 8-byte alignment is guranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3488
    for ( int i = 0, j = 16;  i <= 38; i += 2, j += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3489
      __ ldf(FloatRegisterImpl::D, key, j, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3490
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3491
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3492
    // 128-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3493
    __ cmp_and_brx_short(keylen, 44, Assembler::equal, Assembler::pt, L_cbcenc128);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3494
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3495
    for ( int i = 40, j = 176;  i <= 46; i += 2, j += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3496
      __ ldf(FloatRegisterImpl::D, key, j, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3497
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3498
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3499
    // 192-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3500
    __ cmp_and_brx_short(keylen, 52, Assembler::equal, Assembler::pt, L_cbcenc192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3501
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3502
    for ( int i = 48, j = 208;  i <= 54; i += 2, j += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3503
      __ ldf(FloatRegisterImpl::D, key, j, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3504
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3506
    // 256-bit original key size
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3507
    __ ba_short(L_cbcenc256);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3508
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3509
    __ align(OptoLoopAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3510
    __ BIND(L_cbcenc128);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3511
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3512
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3513
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_input_128bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3514
    __ delayed()->mov(from, L1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3515
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3516
    // aligned case: load input into G3 and G4
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3517
    __ ldx(from,0,G3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3518
    __ ldx(from,8,G4);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3519
    __ ba_short(L_128bit_transform);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3520
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3521
    __ BIND(L_load_misaligned_input_128bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3522
    // can clobber F48, F50 and F52 as they are not used in 128 and 192-bit key encryption
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3523
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3524
    __ ldf(FloatRegisterImpl::D, from, 0, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3525
    __ ldf(FloatRegisterImpl::D, from, 8, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3526
    __ ldf(FloatRegisterImpl::D, from, 16, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3527
    __ faligndata(F48, F50, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3528
    __ faligndata(F50, F52, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3529
    __ movdtox(F48, G3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3530
    __ movdtox(F50, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3531
    __ mov(L1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3532
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3533
    __ BIND(L_128bit_transform);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3534
    __ xor3(G1,G3,G3);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3535
    __ xor3(G5,G4,G4);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3536
    __ movxtod(G3,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3537
    __ movxtod(G4,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3538
    __ fxor(FloatRegisterImpl::D, F60, F56, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3539
    __ fxor(FloatRegisterImpl::D, F62, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3540
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3541
    // TEN_EROUNDS
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3542
    for ( int i = 0;  i <= 32; i += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3543
      __ aes_eround01(as_FloatRegister(i), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3544
      __ aes_eround23(as_FloatRegister(i+2), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3545
      if (i != 32 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3546
        __ aes_eround01(as_FloatRegister(i+4), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3547
        __ aes_eround23(as_FloatRegister(i+6), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3548
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3549
        __ aes_eround01_l(as_FloatRegister(i+4), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3550
        __ aes_eround23_l(as_FloatRegister(i+6), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3551
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3552
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3553
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3554
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3555
    __ andcc(to, 7, L1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3556
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_128bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3557
    __ delayed()->edge8n(to, G0, L2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3558
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3559
    // aligned case: store output into the destination array
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3560
    __ stf(FloatRegisterImpl::D, F60, to, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3561
    __ stf(FloatRegisterImpl::D, F62, to, 8);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3562
    __ ba_short(L_check_loop_end_128bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3563
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3564
    __ BIND(L_store_misaligned_output_128bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3565
    __ add(to, 8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3566
    __ mov(8, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3567
    __ sub(L4, L1, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3568
    __ alignaddr(L4, G0, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3569
    // save cipher text before circular right shift
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3570
    // as it needs to be stored as iv for next block (see code before next retl)
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3571
    __ movdtox(F60, L6);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3572
    __ movdtox(F62, L7);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3573
    __ faligndata(F60, F60, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3574
    __ faligndata(F62, F62, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3575
    __ mov(to, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3576
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3577
    __ and3(L3, -8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3578
    __ stpartialf(to, L2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3579
    __ stpartialf(L3, L2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3580
    __ add(to, 8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3581
    __ add(L3, 8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3582
    __ orn(G0, L2, L2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3583
    __ stpartialf(to, L2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3584
    __ stpartialf(L3, L2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3585
    __ mov(L5, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3586
    __ movxtod(L6, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3587
    __ movxtod(L7, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3588
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3589
    __ BIND(L_check_loop_end_128bit);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3590
    __ add(from, 16, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3591
    __ add(to, 16, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3592
    __ subcc(len_reg, 16, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3593
    __ br(Assembler::notEqual, false, Assembler::pt, L_cbcenc128);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3594
    __ delayed()->nop();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3595
    // re-init intial vector for next block, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3596
    __ stf(FloatRegisterImpl::D, F60, rvec, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3597
    __ stf(FloatRegisterImpl::D, F62, rvec, 8);
24488
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3598
    __ mov(L0, I0);
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3599
    __ ret();
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3600
    __ delayed()->restore();
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3601
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3602
    __ align(OptoLoopAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3603
    __ BIND(L_cbcenc192);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3604
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3605
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3606
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_input_192bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3607
    __ delayed()->mov(from, L1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3608
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3609
    // aligned case: load input into G3 and G4
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3610
    __ ldx(from,0,G3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3611
    __ ldx(from,8,G4);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3612
    __ ba_short(L_192bit_transform);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3613
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3614
    __ BIND(L_load_misaligned_input_192bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3615
    // can clobber F48, F50 and F52 as they are not used in 128 and 192-bit key encryption
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3616
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3617
    __ ldf(FloatRegisterImpl::D, from, 0, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3618
    __ ldf(FloatRegisterImpl::D, from, 8, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3619
    __ ldf(FloatRegisterImpl::D, from, 16, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3620
    __ faligndata(F48, F50, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3621
    __ faligndata(F50, F52, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3622
    __ movdtox(F48, G3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3623
    __ movdtox(F50, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3624
    __ mov(L1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3625
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3626
    __ BIND(L_192bit_transform);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3627
    __ xor3(G1,G3,G3);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3628
    __ xor3(G5,G4,G4);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3629
    __ movxtod(G3,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3630
    __ movxtod(G4,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3631
    __ fxor(FloatRegisterImpl::D, F60, F56, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3632
    __ fxor(FloatRegisterImpl::D, F62, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3633
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3634
    // TWELEVE_EROUNDS
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3635
    for ( int i = 0;  i <= 40; i += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3636
      __ aes_eround01(as_FloatRegister(i), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3637
      __ aes_eround23(as_FloatRegister(i+2), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3638
      if (i != 40 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3639
        __ aes_eround01(as_FloatRegister(i+4), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3640
        __ aes_eround23(as_FloatRegister(i+6), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3641
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3642
        __ aes_eround01_l(as_FloatRegister(i+4), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3643
        __ aes_eround23_l(as_FloatRegister(i+6), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3644
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3645
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3646
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3647
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3648
    __ andcc(to, 7, L1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3649
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_192bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3650
    __ delayed()->edge8n(to, G0, L2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3651
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3652
    // aligned case: store output into the destination array
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3653
    __ stf(FloatRegisterImpl::D, F60, to, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3654
    __ stf(FloatRegisterImpl::D, F62, to, 8);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3655
    __ ba_short(L_check_loop_end_192bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3656
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3657
    __ BIND(L_store_misaligned_output_192bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3658
    __ add(to, 8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3659
    __ mov(8, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3660
    __ sub(L4, L1, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3661
    __ alignaddr(L4, G0, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3662
    __ movdtox(F60, L6);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3663
    __ movdtox(F62, L7);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3664
    __ faligndata(F60, F60, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3665
    __ faligndata(F62, F62, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3666
    __ mov(to, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3667
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3668
    __ and3(L3, -8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3669
    __ stpartialf(to, L2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3670
    __ stpartialf(L3, L2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3671
    __ add(to, 8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3672
    __ add(L3, 8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3673
    __ orn(G0, L2, L2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3674
    __ stpartialf(to, L2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3675
    __ stpartialf(L3, L2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3676
    __ mov(L5, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3677
    __ movxtod(L6, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3678
    __ movxtod(L7, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3679
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3680
    __ BIND(L_check_loop_end_192bit);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3681
    __ add(from, 16, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3682
    __ subcc(len_reg, 16, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3683
    __ add(to, 16, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3684
    __ br(Assembler::notEqual, false, Assembler::pt, L_cbcenc192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3685
    __ delayed()->nop();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3686
    // re-init intial vector for next block, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3687
    __ stf(FloatRegisterImpl::D, F60, rvec, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3688
    __ stf(FloatRegisterImpl::D, F62, rvec, 8);
24488
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3689
    __ mov(L0, I0);
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3690
    __ ret();
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3691
    __ delayed()->restore();
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3692
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3693
    __ align(OptoLoopAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3694
    __ BIND(L_cbcenc256);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3695
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3696
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3697
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_input_256bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3698
    __ delayed()->mov(from, L1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3699
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3700
    // aligned case: load input into G3 and G4
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3701
    __ ldx(from,0,G3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3702
    __ ldx(from,8,G4);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3703
    __ ba_short(L_256bit_transform);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3704
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3705
    __ BIND(L_load_misaligned_input_256bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3706
    // cannot clobber F48, F50 and F52. F56, F58 can be used though
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3707
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3708
    __ movdtox(F60, L2); // save F60 before overwriting
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3709
    __ ldf(FloatRegisterImpl::D, from, 0, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3710
    __ ldf(FloatRegisterImpl::D, from, 8, F58);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3711
    __ ldf(FloatRegisterImpl::D, from, 16, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3712
    __ faligndata(F56, F58, F56);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3713
    __ faligndata(F58, F60, F58);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3714
    __ movdtox(F56, G3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3715
    __ movdtox(F58, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3716
    __ mov(L1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3717
    __ movxtod(L2, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3718
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3719
    __ BIND(L_256bit_transform);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3720
    __ xor3(G1,G3,G3);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3721
    __ xor3(G5,G4,G4);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3722
    __ movxtod(G3,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3723
    __ movxtod(G4,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3724
    __ fxor(FloatRegisterImpl::D, F60, F56, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3725
    __ fxor(FloatRegisterImpl::D, F62, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3726
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3727
    // FOURTEEN_EROUNDS
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3728
    for ( int i = 0;  i <= 48; i += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3729
      __ aes_eround01(as_FloatRegister(i), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3730
      __ aes_eround23(as_FloatRegister(i+2), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3731
      if (i != 48 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3732
        __ aes_eround01(as_FloatRegister(i+4), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3733
        __ aes_eround23(as_FloatRegister(i+6), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3734
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3735
        __ aes_eround01_l(as_FloatRegister(i+4), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3736
        __ aes_eround23_l(as_FloatRegister(i+6), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3737
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3738
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3739
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3740
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3741
    __ andcc(to, 7, L1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3742
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_256bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3743
    __ delayed()->edge8n(to, G0, L2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3744
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3745
    // aligned case: store output into the destination array
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3746
    __ stf(FloatRegisterImpl::D, F60, to, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3747
    __ stf(FloatRegisterImpl::D, F62, to, 8);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3748
    __ ba_short(L_check_loop_end_256bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3749
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3750
    __ BIND(L_store_misaligned_output_256bit);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3751
    __ add(to, 8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3752
    __ mov(8, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3753
    __ sub(L4, L1, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3754
    __ alignaddr(L4, G0, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3755
    __ movdtox(F60, L6);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3756
    __ movdtox(F62, L7);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3757
    __ faligndata(F60, F60, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3758
    __ faligndata(F62, F62, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3759
    __ mov(to, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3760
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3761
    __ and3(L3, -8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3762
    __ stpartialf(to, L2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3763
    __ stpartialf(L3, L2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3764
    __ add(to, 8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3765
    __ add(L3, 8, L3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3766
    __ orn(G0, L2, L2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3767
    __ stpartialf(to, L2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3768
    __ stpartialf(L3, L2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3769
    __ mov(L5, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3770
    __ movxtod(L6, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3771
    __ movxtod(L7, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3772
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3773
    __ BIND(L_check_loop_end_256bit);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3774
    __ add(from, 16, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3775
    __ subcc(len_reg, 16, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3776
    __ add(to, 16, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3777
    __ br(Assembler::notEqual, false, Assembler::pt, L_cbcenc256);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3778
    __ delayed()->nop();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3779
    // re-init intial vector for next block, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3780
    __ stf(FloatRegisterImpl::D, F60, rvec, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3781
    __ stf(FloatRegisterImpl::D, F62, rvec, 8);
24488
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3782
    __ mov(L0, I0);
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3783
    __ ret();
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3784
    __ delayed()->restore();
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3785
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3786
    return start;
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3787
  }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3788
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3789
  address generate_cipherBlockChaining_decryptAESCrypt_Parallel() {
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3790
    assert((arrayOopDesc::base_offset_in_bytes(T_INT) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3791
           "the following code assumes that first element of an int array is aligned to 8 bytes");
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3792
    assert((arrayOopDesc::base_offset_in_bytes(T_BYTE) & 7) == 0,
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3793
           "the following code assumes that first element of a byte array is aligned to 8 bytes");
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3794
    __ align(CodeEntryAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3795
    StubCodeMark mark(this, "StubRoutines", "cipherBlockChaining_decryptAESCrypt");
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3796
    Label L_cbcdec_end, L_expand192bit, L_expand256bit, L_dec_first_block_start;
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3797
    Label L_dec_first_block128, L_dec_first_block192, L_dec_next2_blocks128, L_dec_next2_blocks192, L_dec_next2_blocks256;
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3798
    Label L_load_misaligned_input_first_block, L_transform_first_block, L_load_misaligned_next2_blocks128, L_transform_next2_blocks128;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3799
    Label L_load_misaligned_next2_blocks192, L_transform_next2_blocks192, L_load_misaligned_next2_blocks256, L_transform_next2_blocks256;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3800
    Label L_store_misaligned_output_first_block, L_check_decrypt_end, L_store_misaligned_output_next2_blocks128;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3801
    Label L_check_decrypt_loop_end128, L_store_misaligned_output_next2_blocks192, L_check_decrypt_loop_end192;
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3802
    Label L_store_misaligned_output_next2_blocks256, L_check_decrypt_loop_end256;
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3803
    address start = __ pc();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3804
    Register from = I0; // source byte array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3805
    Register to = I1;   // destination byte array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3806
    Register key = I2;  // expanded key array
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3807
    Register rvec = I3; // init vector
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3808
    const Register len_reg = I4; // cipher length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3809
    const Register original_key = I5;  // original key array only required during decryption
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3810
    const Register keylen = L6;  // reg for storing expanded key array length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3811
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3812
    __ save_frame(0); //args are read from I* registers since we save the frame in the beginning
24488
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3813
    // save cipher len to return in the end
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  3814
    __ mov(len_reg, L7);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3815
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3816
    // load original key from SunJCE expanded decryption key
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3817
    // Since we load original key buffer starting first element, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3818
    for ( int i = 0;  i <= 3; i++ ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3819
      __ ldf(FloatRegisterImpl::S, original_key, i*4, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3820
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3821
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3822
    // load initial vector, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3823
    __ ldx(rvec,0,L0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3824
    __ ldx(rvec,8,L1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3825
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3826
    // read expanded key array length
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3827
    __ ldsw(Address(key, arrayOopDesc::length_offset_in_bytes() - arrayOopDesc::base_offset_in_bytes(T_INT)), keylen, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3828
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3829
    // 256-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3830
    __ cmp_and_brx_short(keylen, 60, Assembler::equal, Assembler::pn, L_expand256bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3831
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3832
    // 192-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3833
    __ cmp_and_brx_short(keylen, 52, Assembler::equal, Assembler::pn, L_expand192bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3834
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3835
    // 128-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3836
    // perform key expansion since SunJCE decryption-key expansion is not compatible with SPARC crypto instructions
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3837
    for ( int i = 0;  i <= 36; i += 4 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3838
      __ aes_kexpand1(as_FloatRegister(i), as_FloatRegister(i+2), i/4, as_FloatRegister(i+4));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3839
      __ aes_kexpand2(as_FloatRegister(i+2), as_FloatRegister(i+4), as_FloatRegister(i+6));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3840
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3841
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3842
    // load expanded key[last-1] and key[last] elements
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3843
    __ movdtox(F40,L2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3844
    __ movdtox(F42,L3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3845
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3846
    __ and3(len_reg, 16, L4);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3847
    __ br_null_short(L4, Assembler::pt, L_dec_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3848
    __ nop();
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3849
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3850
    __ ba_short(L_dec_first_block_start);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3851
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3852
    __ BIND(L_expand192bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3853
    // load rest of the 192-bit key
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3854
    __ ldf(FloatRegisterImpl::S, original_key, 16, F4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3855
    __ ldf(FloatRegisterImpl::S, original_key, 20, F5);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3856
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3857
    // perform key expansion since SunJCE decryption-key expansion is not compatible with SPARC crypto instructions
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3858
    for ( int i = 0;  i <= 36; i += 6 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3859
      __ aes_kexpand1(as_FloatRegister(i), as_FloatRegister(i+4), i/6, as_FloatRegister(i+6));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3860
      __ aes_kexpand2(as_FloatRegister(i+2), as_FloatRegister(i+6), as_FloatRegister(i+8));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3861
      __ aes_kexpand2(as_FloatRegister(i+4), as_FloatRegister(i+8), as_FloatRegister(i+10));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3862
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3863
    __ aes_kexpand1(F42, F46, 7, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3864
    __ aes_kexpand2(F44, F48, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3865
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3866
    // load expanded key[last-1] and key[last] elements
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3867
    __ movdtox(F48,L2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3868
    __ movdtox(F50,L3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3869
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3870
    __ and3(len_reg, 16, L4);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3871
    __ br_null_short(L4, Assembler::pt, L_dec_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3872
    __ nop();
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3873
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3874
    __ ba_short(L_dec_first_block_start);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3875
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3876
    __ BIND(L_expand256bit);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3877
    // load rest of the 256-bit key
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3878
    for ( int i = 4;  i <= 7; i++ ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3879
      __ ldf(FloatRegisterImpl::S, original_key, i*4, as_FloatRegister(i));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3880
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3881
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3882
    // perform key expansion since SunJCE decryption-key expansion is not compatible with SPARC crypto instructions
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3883
    for ( int i = 0;  i <= 40; i += 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3884
      __ aes_kexpand1(as_FloatRegister(i), as_FloatRegister(i+6), i/8, as_FloatRegister(i+8));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3885
      __ aes_kexpand2(as_FloatRegister(i+2), as_FloatRegister(i+8), as_FloatRegister(i+10));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3886
      __ aes_kexpand0(as_FloatRegister(i+4), as_FloatRegister(i+10), as_FloatRegister(i+12));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3887
      __ aes_kexpand2(as_FloatRegister(i+6), as_FloatRegister(i+12), as_FloatRegister(i+14));
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3888
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3889
    __ aes_kexpand1(F48, F54, 6, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3890
    __ aes_kexpand2(F50, F56, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3891
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3892
    // load expanded key[last-1] and key[last] elements
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3893
    __ movdtox(F56,L2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3894
    __ movdtox(F58,L3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3895
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3896
    __ and3(len_reg, 16, L4);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3897
    __ br_null_short(L4, Assembler::pt, L_dec_next2_blocks256);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3898
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3899
    __ BIND(L_dec_first_block_start);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3900
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3901
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3902
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_input_first_block);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3903
    __ delayed()->mov(from, G1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3904
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3905
    // aligned case: load input into L4 and L5
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3906
    __ ldx(from,0,L4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3907
    __ ldx(from,8,L5);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3908
    __ ba_short(L_transform_first_block);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3909
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3910
    __ BIND(L_load_misaligned_input_first_block);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3911
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3912
    // F58, F60, F62 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3913
    __ ldf(FloatRegisterImpl::D, from, 0, F58);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3914
    __ ldf(FloatRegisterImpl::D, from, 8, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3915
    __ ldf(FloatRegisterImpl::D, from, 16, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3916
    __ faligndata(F58, F60, F58);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3917
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3918
    __ movdtox(F58, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3919
    __ movdtox(F60, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3920
    __ mov(G1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3921
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3922
    __ BIND(L_transform_first_block);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3923
    __ xor3(L2,L4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3924
    __ movxtod(G1,F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3925
    __ xor3(L3,L5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3926
    __ movxtod(G1,F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3927
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3928
    // 128-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3929
    __ cmp_and_brx_short(keylen, 44, Assembler::equal, Assembler::pn, L_dec_first_block128);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3930
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3931
    // 192-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3932
    __ cmp_and_brx_short(keylen, 52, Assembler::equal, Assembler::pn, L_dec_first_block192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3933
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3934
    __ aes_dround23(F54, F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3935
    __ aes_dround01(F52, F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3936
    __ aes_dround23(F50, F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3937
    __ aes_dround01(F48, F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3938
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3939
    __ BIND(L_dec_first_block192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3940
    __ aes_dround23(F46, F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3941
    __ aes_dround01(F44, F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3942
    __ aes_dround23(F42, F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3943
    __ aes_dround01(F40, F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3944
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3945
    __ BIND(L_dec_first_block128);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3946
    for ( int i = 38;  i >= 6; i -= 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3947
      __ aes_dround23(as_FloatRegister(i), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3948
      __ aes_dround01(as_FloatRegister(i-2), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3949
      if ( i != 6) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3950
        __ aes_dround23(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3951
        __ aes_dround01(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3952
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3953
        __ aes_dround23_l(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3954
        __ aes_dround01_l(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3955
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3956
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3957
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3958
    __ movxtod(L0,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3959
    __ movxtod(L1,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3960
    __ mov(L4,L0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3961
    __ mov(L5,L1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3962
    __ fxor(FloatRegisterImpl::D, F56, F60, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3963
    __ fxor(FloatRegisterImpl::D, F58, F62, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3964
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3965
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3966
    __ andcc(to, 7, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3967
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_first_block);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3968
    __ delayed()->edge8n(to, G0, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3969
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3970
    // aligned case: store output into the destination array
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3971
    __ stf(FloatRegisterImpl::D, F60, to, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3972
    __ stf(FloatRegisterImpl::D, F62, to, 8);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3973
    __ ba_short(L_check_decrypt_end);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3974
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3975
    __ BIND(L_store_misaligned_output_first_block);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3976
    __ add(to, 8, G3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3977
    __ mov(8, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3978
    __ sub(G4, G1, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3979
    __ alignaddr(G4, G0, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3980
    __ faligndata(F60, F60, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3981
    __ faligndata(F62, F62, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3982
    __ mov(to, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3983
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3984
    __ and3(G3, -8, G3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3985
    __ stpartialf(to, G2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3986
    __ stpartialf(G3, G2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3987
    __ add(to, 8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3988
    __ add(G3, 8, G3);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3989
    __ orn(G0, G2, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3990
    __ stpartialf(to, G2, F60, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3991
    __ stpartialf(G3, G2, F62, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3992
    __ mov(G1, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3993
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  3994
    __ BIND(L_check_decrypt_end);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3995
    __ add(from, 16, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3996
    __ add(to, 16, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3997
    __ subcc(len_reg, 16, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3998
    __ br(Assembler::equal, false, Assembler::pt, L_cbcdec_end);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  3999
    __ delayed()->nop();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4000
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4001
    // 256-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4002
    __ cmp_and_brx_short(keylen, 60, Assembler::equal, Assembler::pn, L_dec_next2_blocks256);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4003
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4004
    // 192-bit original key size
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4005
    __ cmp_and_brx_short(keylen, 52, Assembler::equal, Assembler::pn, L_dec_next2_blocks192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4006
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4007
    __ align(OptoLoopAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4008
    __ BIND(L_dec_next2_blocks128);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4009
    __ nop();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4010
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4011
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4012
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4013
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4014
    __ delayed()->mov(from, G1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4015
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4016
    // aligned case: load input into G4, G5, L4 and L5
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4017
    __ ldx(from,0,G4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4018
    __ ldx(from,8,G5);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4019
    __ ldx(from,16,L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4020
    __ ldx(from,24,L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4021
    __ ba_short(L_transform_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4022
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4023
    __ BIND(L_load_misaligned_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4024
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4025
    // F40, F42, F58, F60, F62 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4026
    __ ldf(FloatRegisterImpl::D, from, 0, F40);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4027
    __ ldf(FloatRegisterImpl::D, from, 8, F42);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4028
    __ ldf(FloatRegisterImpl::D, from, 16, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4029
    __ ldf(FloatRegisterImpl::D, from, 24, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4030
    __ ldf(FloatRegisterImpl::D, from, 32, F58);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4031
    __ faligndata(F40, F42, F40);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4032
    __ faligndata(F42, F60, F42);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4033
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4034
    __ faligndata(F62, F58, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4035
    __ movdtox(F40, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4036
    __ movdtox(F42, G5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4037
    __ movdtox(F60, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4038
    __ movdtox(F62, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4039
    __ mov(G1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4040
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4041
    __ BIND(L_transform_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4042
    // F40:F42 used for first 16-bytes
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4043
    __ xor3(L2,G4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4044
    __ movxtod(G1,F40);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4045
    __ xor3(L3,G5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4046
    __ movxtod(G1,F42);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4047
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4048
    // F60:F62 used for next 16-bytes
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4049
    __ xor3(L2,L4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4050
    __ movxtod(G1,F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4051
    __ xor3(L3,L5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4052
    __ movxtod(G1,F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4053
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4054
    for ( int i = 38;  i >= 6; i -= 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4055
      __ aes_dround23(as_FloatRegister(i), F40, F42, F44);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4056
      __ aes_dround01(as_FloatRegister(i-2), F40, F42, F46);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4057
      __ aes_dround23(as_FloatRegister(i), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4058
      __ aes_dround01(as_FloatRegister(i-2), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4059
      if (i != 6 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4060
        __ aes_dround23(as_FloatRegister(i-4), F46, F44, F42);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4061
        __ aes_dround01(as_FloatRegister(i-6), F46, F44, F40);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4062
        __ aes_dround23(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4063
        __ aes_dround01(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4064
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4065
        __ aes_dround23_l(as_FloatRegister(i-4), F46, F44, F42);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4066
        __ aes_dround01_l(as_FloatRegister(i-6), F46, F44, F40);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4067
        __ aes_dround23_l(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4068
        __ aes_dround01_l(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4069
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4070
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4071
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4072
    __ movxtod(L0,F46);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4073
    __ movxtod(L1,F44);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4074
    __ fxor(FloatRegisterImpl::D, F46, F40, F40);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4075
    __ fxor(FloatRegisterImpl::D, F44, F42, F42);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4076
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4077
    __ movxtod(G4,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4078
    __ movxtod(G5,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4079
    __ mov(L4,L0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4080
    __ mov(L5,L1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4081
    __ fxor(FloatRegisterImpl::D, F56, F60, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4082
    __ fxor(FloatRegisterImpl::D, F58, F62, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4083
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4084
    // For mis-aligned store of 32 bytes of result we can do:
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4085
    // Circular right-shift all 4 FP registers so that 'head' and 'tail'
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4086
    // parts that need to be stored starting at mis-aligned address are in a FP reg
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4087
    // the other 3 FP regs can thus be stored using regular store
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4088
    // we then use the edge + partial-store mechanism to store the 'head' and 'tail' parts
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4089
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4090
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4091
    __ andcc(to, 7, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4092
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4093
    __ delayed()->edge8n(to, G0, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4094
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4095
    // aligned case: store output into the destination array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4096
    __ stf(FloatRegisterImpl::D, F40, to, 0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4097
    __ stf(FloatRegisterImpl::D, F42, to, 8);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4098
    __ stf(FloatRegisterImpl::D, F60, to, 16);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4099
    __ stf(FloatRegisterImpl::D, F62, to, 24);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4100
    __ ba_short(L_check_decrypt_loop_end128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4101
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4102
    __ BIND(L_store_misaligned_output_next2_blocks128);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4103
    __ mov(8, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4104
    __ sub(G4, G1, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4105
    __ alignaddr(G4, G0, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4106
    __ faligndata(F40, F42, F56); // F56 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4107
    __ faligndata(F42, F60, F42);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4108
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4109
    __ faligndata(F62, F40, F40);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4110
    __ mov(to, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4111
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4112
    __ stpartialf(to, G2, F40, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4113
    __ stf(FloatRegisterImpl::D, F56, to, 8);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4114
    __ stf(FloatRegisterImpl::D, F42, to, 16);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4115
    __ stf(FloatRegisterImpl::D, F60, to, 24);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4116
    __ add(to, 32, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4117
    __ orn(G0, G2, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4118
    __ stpartialf(to, G2, F40, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4119
    __ mov(G1, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4120
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4121
    __ BIND(L_check_decrypt_loop_end128);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4122
    __ add(from, 32, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4123
    __ add(to, 32, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4124
    __ subcc(len_reg, 32, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4125
    __ br(Assembler::notEqual, false, Assembler::pt, L_dec_next2_blocks128);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4126
    __ delayed()->nop();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4127
    __ ba_short(L_cbcdec_end);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4128
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4129
    __ align(OptoLoopAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4130
    __ BIND(L_dec_next2_blocks192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4131
    __ nop();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4132
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4133
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4134
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4135
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4136
    __ delayed()->mov(from, G1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4137
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4138
    // aligned case: load input into G4, G5, L4 and L5
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4139
    __ ldx(from,0,G4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4140
    __ ldx(from,8,G5);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4141
    __ ldx(from,16,L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4142
    __ ldx(from,24,L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4143
    __ ba_short(L_transform_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4144
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4145
    __ BIND(L_load_misaligned_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4146
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4147
    // F48, F50, F52, F60, F62 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4148
    __ ldf(FloatRegisterImpl::D, from, 0, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4149
    __ ldf(FloatRegisterImpl::D, from, 8, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4150
    __ ldf(FloatRegisterImpl::D, from, 16, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4151
    __ ldf(FloatRegisterImpl::D, from, 24, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4152
    __ ldf(FloatRegisterImpl::D, from, 32, F52);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4153
    __ faligndata(F48, F50, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4154
    __ faligndata(F50, F60, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4155
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4156
    __ faligndata(F62, F52, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4157
    __ movdtox(F48, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4158
    __ movdtox(F50, G5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4159
    __ movdtox(F60, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4160
    __ movdtox(F62, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4161
    __ mov(G1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4162
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4163
    __ BIND(L_transform_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4164
    // F48:F50 used for first 16-bytes
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4165
    __ xor3(L2,G4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4166
    __ movxtod(G1,F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4167
    __ xor3(L3,G5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4168
    __ movxtod(G1,F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4169
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4170
    // F60:F62 used for next 16-bytes
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4171
    __ xor3(L2,L4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4172
    __ movxtod(G1,F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4173
    __ xor3(L3,L5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4174
    __ movxtod(G1,F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4175
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4176
    for ( int i = 46;  i >= 6; i -= 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4177
      __ aes_dround23(as_FloatRegister(i), F48, F50, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4178
      __ aes_dround01(as_FloatRegister(i-2), F48, F50, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4179
      __ aes_dround23(as_FloatRegister(i), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4180
      __ aes_dround01(as_FloatRegister(i-2), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4181
      if (i != 6 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4182
        __ aes_dround23(as_FloatRegister(i-4), F54, F52, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4183
        __ aes_dround01(as_FloatRegister(i-6), F54, F52, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4184
        __ aes_dround23(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4185
        __ aes_dround01(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4186
      } else {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4187
        __ aes_dround23_l(as_FloatRegister(i-4), F54, F52, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4188
        __ aes_dround01_l(as_FloatRegister(i-6), F54, F52, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4189
        __ aes_dround23_l(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4190
        __ aes_dround01_l(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4191
      }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4192
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4193
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4194
    __ movxtod(L0,F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4195
    __ movxtod(L1,F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4196
    __ fxor(FloatRegisterImpl::D, F54, F48, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4197
    __ fxor(FloatRegisterImpl::D, F52, F50, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4198
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4199
    __ movxtod(G4,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4200
    __ movxtod(G5,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4201
    __ mov(L4,L0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4202
    __ mov(L5,L1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4203
    __ fxor(FloatRegisterImpl::D, F56, F60, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4204
    __ fxor(FloatRegisterImpl::D, F58, F62, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4205
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4206
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4207
    __ andcc(to, 7, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4208
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4209
    __ delayed()->edge8n(to, G0, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4210
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4211
    // aligned case: store output into the destination array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4212
    __ stf(FloatRegisterImpl::D, F48, to, 0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4213
    __ stf(FloatRegisterImpl::D, F50, to, 8);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4214
    __ stf(FloatRegisterImpl::D, F60, to, 16);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4215
    __ stf(FloatRegisterImpl::D, F62, to, 24);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4216
    __ ba_short(L_check_decrypt_loop_end192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4217
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4218
    __ BIND(L_store_misaligned_output_next2_blocks192);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4219
    __ mov(8, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4220
    __ sub(G4, G1, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4221
    __ alignaddr(G4, G0, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4222
    __ faligndata(F48, F50, F56); // F56 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4223
    __ faligndata(F50, F60, F50);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4224
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4225
    __ faligndata(F62, F48, F48);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4226
    __ mov(to, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4227
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4228
    __ stpartialf(to, G2, F48, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4229
    __ stf(FloatRegisterImpl::D, F56, to, 8);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4230
    __ stf(FloatRegisterImpl::D, F50, to, 16);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4231
    __ stf(FloatRegisterImpl::D, F60, to, 24);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4232
    __ add(to, 32, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4233
    __ orn(G0, G2, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4234
    __ stpartialf(to, G2, F48, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4235
    __ mov(G1, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4236
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4237
    __ BIND(L_check_decrypt_loop_end192);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4238
    __ add(from, 32, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4239
    __ add(to, 32, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4240
    __ subcc(len_reg, 32, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4241
    __ br(Assembler::notEqual, false, Assembler::pt, L_dec_next2_blocks192);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4242
    __ delayed()->nop();
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4243
    __ ba_short(L_cbcdec_end);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4244
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4245
    __ align(OptoLoopAlignment);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4246
    __ BIND(L_dec_next2_blocks256);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4247
    __ nop();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4248
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4249
    // check for 8-byte alignment since source byte array may have an arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4250
    __ andcc(from, 7, G0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4251
    __ br(Assembler::notZero, true, Assembler::pn, L_load_misaligned_next2_blocks256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4252
    __ delayed()->mov(from, G1); // save original 'from' address before alignaddr
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4253
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4254
    // aligned case: load input into G4, G5, L4 and L5
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4255
    __ ldx(from,0,G4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4256
    __ ldx(from,8,G5);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4257
    __ ldx(from,16,L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4258
    __ ldx(from,24,L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4259
    __ ba_short(L_transform_next2_blocks256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4260
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4261
    __ BIND(L_load_misaligned_next2_blocks256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4262
    __ alignaddr(from, G0, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4263
    // F0, F2, F4, F60, F62 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4264
    __ ldf(FloatRegisterImpl::D, from, 0, F0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4265
    __ ldf(FloatRegisterImpl::D, from, 8, F2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4266
    __ ldf(FloatRegisterImpl::D, from, 16, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4267
    __ ldf(FloatRegisterImpl::D, from, 24, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4268
    __ ldf(FloatRegisterImpl::D, from, 32, F4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4269
    __ faligndata(F0, F2, F0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4270
    __ faligndata(F2, F60, F2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4271
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4272
    __ faligndata(F62, F4, F62);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4273
    __ movdtox(F0, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4274
    __ movdtox(F2, G5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4275
    __ movdtox(F60, L4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4276
    __ movdtox(F62, L5);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4277
    __ mov(G1, from);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4278
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4279
    __ BIND(L_transform_next2_blocks256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4280
    // F0:F2 used for first 16-bytes
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4281
    __ xor3(L2,G4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4282
    __ movxtod(G1,F0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4283
    __ xor3(L3,G5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4284
    __ movxtod(G1,F2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4285
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4286
    // F60:F62 used for next 16-bytes
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4287
    __ xor3(L2,L4,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4288
    __ movxtod(G1,F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4289
    __ xor3(L3,L5,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4290
    __ movxtod(G1,F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4291
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4292
    __ aes_dround23(F54, F0, F2, F4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4293
    __ aes_dround01(F52, F0, F2, F6);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4294
    __ aes_dround23(F54, F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4295
    __ aes_dround01(F52, F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4296
    __ aes_dround23(F50, F6, F4, F2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4297
    __ aes_dround01(F48, F6, F4, F0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4298
    __ aes_dround23(F50, F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4299
    __ aes_dround01(F48, F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4300
    // save F48:F54 in temp registers
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4301
    __ movdtox(F54,G2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4302
    __ movdtox(F52,G3);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4303
    __ movdtox(F50,G6);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4304
    __ movdtox(F48,G1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4305
    for ( int i = 46;  i >= 14; i -= 8 ) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4306
      __ aes_dround23(as_FloatRegister(i), F0, F2, F4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4307
      __ aes_dround01(as_FloatRegister(i-2), F0, F2, F6);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4308
      __ aes_dround23(as_FloatRegister(i), F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4309
      __ aes_dround01(as_FloatRegister(i-2), F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4310
      __ aes_dround23(as_FloatRegister(i-4), F6, F4, F2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4311
      __ aes_dround01(as_FloatRegister(i-6), F6, F4, F0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4312
      __ aes_dround23(as_FloatRegister(i-4), F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4313
      __ aes_dround01(as_FloatRegister(i-6), F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4314
    }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4315
    // init F48:F54 with F0:F6 values (original key)
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4316
    __ ldf(FloatRegisterImpl::D, original_key, 0, F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4317
    __ ldf(FloatRegisterImpl::D, original_key, 8, F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4318
    __ ldf(FloatRegisterImpl::D, original_key, 16, F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4319
    __ ldf(FloatRegisterImpl::D, original_key, 24, F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4320
    __ aes_dround23(F54, F0, F2, F4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4321
    __ aes_dround01(F52, F0, F2, F6);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4322
    __ aes_dround23(F54, F60, F62, F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4323
    __ aes_dround01(F52, F60, F62, F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4324
    __ aes_dround23_l(F50, F6, F4, F2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4325
    __ aes_dround01_l(F48, F6, F4, F0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4326
    __ aes_dround23_l(F50, F56, F58, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4327
    __ aes_dround01_l(F48, F56, F58, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4328
    // re-init F48:F54 with their original values
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4329
    __ movxtod(G2,F54);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4330
    __ movxtod(G3,F52);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4331
    __ movxtod(G6,F50);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4332
    __ movxtod(G1,F48);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4333
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4334
    __ movxtod(L0,F6);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4335
    __ movxtod(L1,F4);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4336
    __ fxor(FloatRegisterImpl::D, F6, F0, F0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4337
    __ fxor(FloatRegisterImpl::D, F4, F2, F2);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4338
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4339
    __ movxtod(G4,F56);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4340
    __ movxtod(G5,F58);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4341
    __ mov(L4,L0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4342
    __ mov(L5,L1);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4343
    __ fxor(FloatRegisterImpl::D, F56, F60, F60);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4344
    __ fxor(FloatRegisterImpl::D, F58, F62, F62);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4345
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4346
    // check for 8-byte alignment since dest byte array may have arbitrary alignment if offset mod 8 is non-zero
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4347
    __ andcc(to, 7, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4348
    __ br(Assembler::notZero, true, Assembler::pn, L_store_misaligned_output_next2_blocks256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4349
    __ delayed()->edge8n(to, G0, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4350
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4351
    // aligned case: store output into the destination array
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4352
    __ stf(FloatRegisterImpl::D, F0, to, 0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4353
    __ stf(FloatRegisterImpl::D, F2, to, 8);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4354
    __ stf(FloatRegisterImpl::D, F60, to, 16);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4355
    __ stf(FloatRegisterImpl::D, F62, to, 24);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4356
    __ ba_short(L_check_decrypt_loop_end256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4357
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4358
    __ BIND(L_store_misaligned_output_next2_blocks256);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4359
    __ mov(8, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4360
    __ sub(G4, G1, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4361
    __ alignaddr(G4, G0, G4);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4362
    __ faligndata(F0, F2, F56); // F56 can be clobbered
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4363
    __ faligndata(F2, F60, F2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4364
    __ faligndata(F60, F62, F60);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4365
    __ faligndata(F62, F0, F0);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4366
    __ mov(to, G1);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4367
    __ and3(to, -8, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4368
    __ stpartialf(to, G2, F0, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4369
    __ stf(FloatRegisterImpl::D, F56, to, 8);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4370
    __ stf(FloatRegisterImpl::D, F2, to, 16);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4371
    __ stf(FloatRegisterImpl::D, F60, to, 24);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4372
    __ add(to, 32, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4373
    __ orn(G0, G2, G2);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4374
    __ stpartialf(to, G2, F0, Assembler::ASI_PST8_PRIMARY);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4375
    __ mov(G1, to);
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4376
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4377
    __ BIND(L_check_decrypt_loop_end256);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4378
    __ add(from, 32, from);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4379
    __ add(to, 32, to);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4380
    __ subcc(len_reg, 32, len_reg);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4381
    __ br(Assembler::notEqual, false, Assembler::pt, L_dec_next2_blocks256);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4382
    __ delayed()->nop();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4383
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4384
    __ BIND(L_cbcdec_end);
24328
bddefb356fba 8035936: SIGBUS in StubRoutines::aesencryptBlock, solaris-sparc
kvn
parents: 24326
diff changeset
  4385
    // re-init intial vector for next block, 8-byte alignment is guaranteed
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4386
    __ stx(L0, rvec, 0);
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4387
    __ stx(L1, rvec, 8);
24488
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  4388
    __ mov(L7, I0);
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  4389
    __ ret();
6872367f4335 8043274: Test compiler/7184394/TestAESMain.java gets NPE on solaris
kvn
parents: 24328
diff changeset
  4390
    __ delayed()->restore();
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4391
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4392
    return start;
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4393
  }
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  4394
24953
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4395
  address generate_sha1_implCompress(bool multi_block, const char *name) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4396
    __ align(CodeEntryAlignment);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4397
    StubCodeMark mark(this, "StubRoutines", name);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4398
    address start = __ pc();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4399
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4400
    Label L_sha1_loop, L_sha1_unaligned_input, L_sha1_unaligned_input_loop;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4401
    int i;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4402
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4403
    Register buf   = O0; // byte[] source+offset
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4404
    Register state = O1; // int[]  SHA.state
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4405
    Register ofs   = O2; // int    offset
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4406
    Register limit = O3; // int    limit
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4407
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4408
    // load state into F0-F4
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4409
    for (i = 0; i < 5; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4410
      __ ldf(FloatRegisterImpl::S, state, i*4, as_FloatRegister(i));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4411
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4412
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4413
    __ andcc(buf, 7, G0);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4414
    __ br(Assembler::notZero, false, Assembler::pn, L_sha1_unaligned_input);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4415
    __ delayed()->nop();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4416
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4417
    __ BIND(L_sha1_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4418
    // load buf into F8-F22
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4419
    for (i = 0; i < 8; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4420
      __ ldf(FloatRegisterImpl::D, buf, i*8, as_FloatRegister(i*2 + 8));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4421
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4422
    __ sha1();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4423
    if (multi_block) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4424
      __ add(ofs, 64, ofs);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4425
      __ add(buf, 64, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4426
      __ cmp_and_brx_short(ofs, limit, Assembler::lessEqual, Assembler::pt, L_sha1_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4427
      __ mov(ofs, O0); // to be returned
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4428
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4429
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4430
    // store F0-F4 into state and return
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4431
    for (i = 0; i < 4; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4432
      __ stf(FloatRegisterImpl::S, as_FloatRegister(i), state, i*4);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4433
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4434
    __ retl();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4435
    __ delayed()->stf(FloatRegisterImpl::S, F4, state, 0x10);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4436
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4437
    __ BIND(L_sha1_unaligned_input);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4438
    __ alignaddr(buf, G0, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4439
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4440
    __ BIND(L_sha1_unaligned_input_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4441
    // load buf into F8-F22
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4442
    for (i = 0; i < 9; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4443
      __ ldf(FloatRegisterImpl::D, buf, i*8, as_FloatRegister(i*2 + 8));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4444
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4445
    for (i = 0; i < 8; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4446
      __ faligndata(as_FloatRegister(i*2 + 8), as_FloatRegister(i*2 + 10), as_FloatRegister(i*2 + 8));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4447
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4448
    __ sha1();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4449
    if (multi_block) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4450
      __ add(ofs, 64, ofs);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4451
      __ add(buf, 64, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4452
      __ cmp_and_brx_short(ofs, limit, Assembler::lessEqual, Assembler::pt, L_sha1_unaligned_input_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4453
      __ mov(ofs, O0); // to be returned
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4454
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4455
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4456
    // store F0-F4 into state and return
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4457
    for (i = 0; i < 4; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4458
      __ stf(FloatRegisterImpl::S, as_FloatRegister(i), state, i*4);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4459
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4460
    __ retl();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4461
    __ delayed()->stf(FloatRegisterImpl::S, F4, state, 0x10);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4462
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4463
    return start;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4464
  }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4465
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4466
  address generate_sha256_implCompress(bool multi_block, const char *name) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4467
    __ align(CodeEntryAlignment);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4468
    StubCodeMark mark(this, "StubRoutines", name);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4469
    address start = __ pc();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4470
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4471
    Label L_sha256_loop, L_sha256_unaligned_input, L_sha256_unaligned_input_loop;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4472
    int i;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4473
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4474
    Register buf   = O0; // byte[] source+offset
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4475
    Register state = O1; // int[]  SHA2.state
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4476
    Register ofs   = O2; // int    offset
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4477
    Register limit = O3; // int    limit
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4478
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4479
    // load state into F0-F7
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4480
    for (i = 0; i < 8; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4481
      __ ldf(FloatRegisterImpl::S, state, i*4, as_FloatRegister(i));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4482
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4483
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4484
    __ andcc(buf, 7, G0);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4485
    __ br(Assembler::notZero, false, Assembler::pn, L_sha256_unaligned_input);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4486
    __ delayed()->nop();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4487
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4488
    __ BIND(L_sha256_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4489
    // load buf into F8-F22
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4490
    for (i = 0; i < 8; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4491
      __ ldf(FloatRegisterImpl::D, buf, i*8, as_FloatRegister(i*2 + 8));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4492
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4493
    __ sha256();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4494
    if (multi_block) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4495
      __ add(ofs, 64, ofs);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4496
      __ add(buf, 64, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4497
      __ cmp_and_brx_short(ofs, limit, Assembler::lessEqual, Assembler::pt, L_sha256_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4498
      __ mov(ofs, O0); // to be returned
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4499
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4500
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4501
    // store F0-F7 into state and return
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4502
    for (i = 0; i < 7; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4503
      __ stf(FloatRegisterImpl::S, as_FloatRegister(i), state, i*4);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4504
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4505
    __ retl();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4506
    __ delayed()->stf(FloatRegisterImpl::S, F7, state, 0x1c);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4507
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4508
    __ BIND(L_sha256_unaligned_input);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4509
    __ alignaddr(buf, G0, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4510
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4511
    __ BIND(L_sha256_unaligned_input_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4512
    // load buf into F8-F22
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4513
    for (i = 0; i < 9; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4514
      __ ldf(FloatRegisterImpl::D, buf, i*8, as_FloatRegister(i*2 + 8));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4515
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4516
    for (i = 0; i < 8; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4517
      __ faligndata(as_FloatRegister(i*2 + 8), as_FloatRegister(i*2 + 10), as_FloatRegister(i*2 + 8));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4518
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4519
    __ sha256();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4520
    if (multi_block) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4521
      __ add(ofs, 64, ofs);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4522
      __ add(buf, 64, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4523
      __ cmp_and_brx_short(ofs, limit, Assembler::lessEqual, Assembler::pt, L_sha256_unaligned_input_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4524
      __ mov(ofs, O0); // to be returned
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4525
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4526
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4527
    // store F0-F7 into state and return
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4528
    for (i = 0; i < 7; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4529
      __ stf(FloatRegisterImpl::S, as_FloatRegister(i), state, i*4);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4530
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4531
    __ retl();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4532
    __ delayed()->stf(FloatRegisterImpl::S, F7, state, 0x1c);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4533
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4534
    return start;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4535
  }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4536
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4537
  address generate_sha512_implCompress(bool multi_block, const char *name) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4538
    __ align(CodeEntryAlignment);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4539
    StubCodeMark mark(this, "StubRoutines", name);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4540
    address start = __ pc();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4541
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4542
    Label L_sha512_loop, L_sha512_unaligned_input, L_sha512_unaligned_input_loop;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4543
    int i;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4544
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4545
    Register buf   = O0; // byte[] source+offset
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4546
    Register state = O1; // long[] SHA5.state
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4547
    Register ofs   = O2; // int    offset
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4548
    Register limit = O3; // int    limit
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4549
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4550
    // load state into F0-F14
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4551
    for (i = 0; i < 8; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4552
      __ ldf(FloatRegisterImpl::D, state, i*8, as_FloatRegister(i*2));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4553
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4554
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4555
    __ andcc(buf, 7, G0);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4556
    __ br(Assembler::notZero, false, Assembler::pn, L_sha512_unaligned_input);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4557
    __ delayed()->nop();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4558
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4559
    __ BIND(L_sha512_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4560
    // load buf into F16-F46
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4561
    for (i = 0; i < 16; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4562
      __ ldf(FloatRegisterImpl::D, buf, i*8, as_FloatRegister(i*2 + 16));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4563
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4564
    __ sha512();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4565
    if (multi_block) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4566
      __ add(ofs, 128, ofs);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4567
      __ add(buf, 128, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4568
      __ cmp_and_brx_short(ofs, limit, Assembler::lessEqual, Assembler::pt, L_sha512_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4569
      __ mov(ofs, O0); // to be returned
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4570
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4571
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4572
    // store F0-F14 into state and return
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4573
    for (i = 0; i < 7; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4574
      __ stf(FloatRegisterImpl::D, as_FloatRegister(i*2), state, i*8);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4575
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4576
    __ retl();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4577
    __ delayed()->stf(FloatRegisterImpl::D, F14, state, 0x38);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4578
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4579
    __ BIND(L_sha512_unaligned_input);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4580
    __ alignaddr(buf, G0, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4581
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4582
    __ BIND(L_sha512_unaligned_input_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4583
    // load buf into F16-F46
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4584
    for (i = 0; i < 17; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4585
      __ ldf(FloatRegisterImpl::D, buf, i*8, as_FloatRegister(i*2 + 16));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4586
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4587
    for (i = 0; i < 16; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4588
      __ faligndata(as_FloatRegister(i*2 + 16), as_FloatRegister(i*2 + 18), as_FloatRegister(i*2 + 16));
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4589
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4590
    __ sha512();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4591
    if (multi_block) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4592
      __ add(ofs, 128, ofs);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4593
      __ add(buf, 128, buf);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4594
      __ cmp_and_brx_short(ofs, limit, Assembler::lessEqual, Assembler::pt, L_sha512_unaligned_input_loop);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4595
      __ mov(ofs, O0); // to be returned
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4596
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4597
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4598
    // store F0-F14 into state and return
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4599
    for (i = 0; i < 7; i++) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4600
      __ stf(FloatRegisterImpl::D, as_FloatRegister(i*2), state, i*8);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4601
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4602
    __ retl();
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4603
    __ delayed()->stf(FloatRegisterImpl::D, F14, state, 0x38);
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4604
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4605
    return start;
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4606
  }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  4607
31404
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4608
  /* Single and multi-block ghash operations */
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4609
  address generate_ghash_processBlocks() {
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4610
      __ align(CodeEntryAlignment);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4611
      Label L_ghash_loop, L_aligned, L_main;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4612
      StubCodeMark mark(this, "StubRoutines", "ghash_processBlocks");
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4613
      address start = __ pc();
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4614
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4615
      Register state = I0;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4616
      Register subkeyH = I1;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4617
      Register data = I2;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4618
      Register len = I3;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4619
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4620
      __ save_frame(0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4621
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4622
      __ ldx(state, 0, O0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4623
      __ ldx(state, 8, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4624
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4625
      // Loop label for multiblock operations
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4626
      __ BIND(L_ghash_loop);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4627
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4628
      // Check if 'data' is unaligned
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4629
      __ andcc(data, 7, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4630
      __ br(Assembler::zero, false, Assembler::pt, L_aligned);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4631
      __ delayed()->nop();
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4632
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4633
      Register left_shift = L1;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4634
      Register right_shift = L2;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4635
      Register data_ptr = L3;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4636
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4637
      // Get left and right shift values in bits
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4638
      __ sll(G1, LogBitsPerByte, left_shift);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4639
      __ mov(64, right_shift);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4640
      __ sub(right_shift, left_shift, right_shift);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4641
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4642
      // Align to read 'data'
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4643
      __ sub(data, G1, data_ptr);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4644
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4645
      // Load first 8 bytes of 'data'
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4646
      __ ldx(data_ptr, 0, O4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4647
      __ sllx(O4, left_shift, O4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4648
      __ ldx(data_ptr, 8, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4649
      __ srlx(O5, right_shift, G4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4650
      __ bset(G4, O4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4651
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4652
      // Load second 8 bytes of 'data'
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4653
      __ sllx(O5, left_shift, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4654
      __ ldx(data_ptr, 16, G4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4655
      __ srlx(G4, right_shift, G4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4656
      __ ba(L_main);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4657
      __ delayed()->bset(G4, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4658
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4659
      // If 'data' is aligned, load normally
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4660
      __ BIND(L_aligned);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4661
      __ ldx(data, 0, O4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4662
      __ ldx(data, 8, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4663
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4664
      __ BIND(L_main);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4665
      __ ldx(subkeyH, 0, O2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4666
      __ ldx(subkeyH, 8, O3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4667
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4668
      __ xor3(O0, O4, O0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4669
      __ xor3(O1, O5, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4670
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4671
      __ xmulxhi(O0, O3, G3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4672
      __ xmulx(O0, O2, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4673
      __ xmulxhi(O1, O2, G4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4674
      __ xmulxhi(O1, O3, G5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4675
      __ xmulx(O0, O3, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4676
      __ xmulx(O1, O3, G2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4677
      __ xmulx(O1, O2, O3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4678
      __ xmulxhi(O0, O2, O4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4679
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4680
      __ mov(0xE1, O0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4681
      __ sllx(O0, 56, O0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4682
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4683
      __ xor3(O5, G3, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4684
      __ xor3(O5, G4, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4685
      __ xor3(G5, G1, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4686
      __ xor3(G1, O3, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4687
      __ srlx(G2, 63, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4688
      __ srlx(G1, 63, G3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4689
      __ sllx(G2, 63, O3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4690
      __ sllx(G2, 58, O2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4691
      __ xor3(O3, O2, O2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4692
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4693
      __ sllx(G1, 1, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4694
      __ or3(G1, O1, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4695
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4696
      __ xor3(G1, O2, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4697
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4698
      __ sllx(G2, 1, G2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4699
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4700
      __ xmulxhi(G1, O0, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4701
      __ xmulx(G1, O0, O2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4702
      __ xmulxhi(G2, O0, O3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4703
      __ xmulx(G2, O0, G1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4704
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4705
      __ xor3(O4, O1, O4);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4706
      __ xor3(O5, O2, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4707
      __ xor3(O5, O3, O5);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4708
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4709
      __ sllx(O4, 1, O2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4710
      __ srlx(O5, 63, O3);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4711
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4712
      __ or3(O2, O3, O0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4713
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4714
      __ sllx(O5, 1, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4715
      __ srlx(G1, 63, O2);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4716
      __ or3(O1, O2, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4717
      __ xor3(O1, G3, O1);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4718
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4719
      __ deccc(len);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4720
      __ br(Assembler::notZero, true, Assembler::pt, L_ghash_loop);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4721
      __ delayed()->add(data, 16, data);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4722
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4723
      __ stx(O0, I0, 0);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4724
      __ stx(O1, I0, 8);
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4725
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4726
      __ ret();
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4727
      __ delayed()->restore();
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4728
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4729
      return start;
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4730
  }
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  4731
31515
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4732
  /**
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4733
   *  Arguments:
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4734
   *
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4735
   * Inputs:
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4736
   *   O0   - int   crc
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4737
   *   O1   - byte* buf
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4738
   *   O2   - int   len
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4739
   *   O3   - int*  table
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4740
   *
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4741
   * Output:
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4742
   *   O0   - int crc result
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4743
   */
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4744
  address generate_updateBytesCRC32C() {
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4745
    assert(UseCRC32CIntrinsics, "need CRC32C instruction");
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4746
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4747
    __ align(CodeEntryAlignment);
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4748
    StubCodeMark mark(this, "StubRoutines", "updateBytesCRC32C");
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4749
    address start = __ pc();
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4750
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4751
    const Register crc   = O0;  // crc
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4752
    const Register buf   = O1;  // source java byte array address
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4753
    const Register len   = O2;  // number of bytes
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4754
    const Register table = O3;  // byteTable
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4755
38237
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  4756
    __ kernel_crc32c(crc, buf, len, table);
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  4757
31515
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4758
    __ retl();
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4759
    __ delayed()->nop();
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4760
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4761
    return start;
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4762
  }
6aed85dadbe6 8073583: C2 support for CRC32C on SPARC
kvn
parents: 31404
diff changeset
  4763
32581
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4764
#define ADLER32_NUM_TEMPS 16
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4765
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4766
  /**
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4767
   *  Arguments:
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4768
   *
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4769
   * Inputs:
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4770
   *   O0   - int   adler
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4771
   *   O1   - byte* buff
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4772
   *   O2   - int   len
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4773
   *
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4774
   * Output:
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4775
   *   O0   - int adler result
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4776
   */
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4777
  address generate_updateBytesAdler32() {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4778
    __ align(CodeEntryAlignment);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4779
    StubCodeMark mark(this, "StubRoutines", "updateBytesAdler32");
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4780
    address start = __ pc();
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4781
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4782
    Label L_cleanup_loop, L_cleanup_loop_check;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4783
    Label L_main_loop_check, L_main_loop, L_inner_loop, L_inner_loop_check;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4784
    Label L_nmax_check_done;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4785
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4786
    // Aliases
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4787
    Register s1     = O0;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4788
    Register s2     = O3;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4789
    Register buff   = O1;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4790
    Register len    = O2;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4791
    Register temp[ADLER32_NUM_TEMPS] = {L0, L1, L2, L3, L4, L5, L6, L7, I0, I1, I2, I3, I4, I5, G3, I7};
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4792
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4793
    // Max number of bytes we can process before having to take the mod
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4794
    // 0x15B0 is 5552 in decimal, the largest n such that 255n(n+1)/2 + (n+1)(BASE-1) <= 2^32-1
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4795
    unsigned long NMAX = 0x15B0;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4796
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4797
    // Zero-out the upper bits of len
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4798
    __ clruwu(len);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4799
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4800
    // Create the mask 0xFFFF
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4801
    __ set64(0x00FFFF, O4, O5); // O5 is the temp register
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4802
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4803
    // s1 is initialized to the lower 16 bits of adler
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4804
    // s2 is initialized to the upper 16 bits of adler
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4805
    __ srlx(O0, 16, O5); // adler >> 16
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4806
    __ and3(O0, O4, s1); // s1  = (adler & 0xFFFF)
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4807
    __ and3(O5, O4, s2); // s2  = ((adler >> 16) & 0xFFFF)
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4808
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4809
    // The pipelined loop needs at least 16 elements for 1 iteration
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4810
    // It does check this, but it is more effective to skip to the cleanup loop
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4811
    // Setup the constant for cutoff checking
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4812
    __ mov(15, O4);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4813
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4814
    // Check if we are above the cutoff, if not go to the cleanup loop immediately
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4815
    __ cmp_and_br_short(len, O4, Assembler::lessEqualUnsigned, Assembler::pt, L_cleanup_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4816
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4817
    // Free up some registers for our use
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4818
    for (int i = 0; i < ADLER32_NUM_TEMPS; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4819
      __ movxtod(temp[i], as_FloatRegister(2*i));
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4820
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4821
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4822
    // Loop maintenance stuff is done at the end of the loop, so skip to there
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4823
    __ ba_short(L_main_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4824
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4825
    __ BIND(L_main_loop);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4826
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4827
    // Prologue for inner loop
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4828
    __ ldub(buff, 0, L0);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4829
    __ dec(O5);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4830
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4831
    for (int i = 1; i < 8; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4832
      __ ldub(buff, i, temp[i]);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4833
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4834
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4835
    __ inc(buff, 8);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4836
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4837
    // Inner loop processes 16 elements at a time, might never execute if only 16 elements
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4838
    // to be processed by the outter loop
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4839
    __ ba_short(L_inner_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4840
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4841
    __ BIND(L_inner_loop);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4842
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4843
    for (int i = 0; i < 8; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4844
      __ ldub(buff, (2*i), temp[(8+(2*i)) % ADLER32_NUM_TEMPS]);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4845
      __ add(s1, temp[i], s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4846
      __ ldub(buff, (2*i)+1, temp[(8+(2*i)+1) % ADLER32_NUM_TEMPS]);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4847
      __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4848
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4849
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4850
    // Original temp 0-7 used and new loads to temp 0-7 issued
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4851
    // temp 8-15 ready to be consumed
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4852
    __ add(s1, I0, s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4853
    __ dec(O5);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4854
    __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4855
    __ add(s1, I1, s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4856
    __ inc(buff, 16);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4857
    __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4858
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4859
    for (int i = 0; i < 6; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4860
      __ add(s1, temp[10+i], s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4861
      __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4862
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4863
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4864
    __ BIND(L_inner_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4865
    __ nop();
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4866
    __ cmp_and_br_short(O5, 0, Assembler::notEqual, Assembler::pt, L_inner_loop);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4867
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4868
    // Epilogue
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4869
    for (int i = 0; i < 4; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4870
      __ ldub(buff, (2*i), temp[8+(2*i)]);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4871
      __ add(s1, temp[i], s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4872
      __ ldub(buff, (2*i)+1, temp[8+(2*i)+1]);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4873
      __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4874
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4875
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4876
    __ add(s1, temp[4], s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4877
    __ inc(buff, 8);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4878
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4879
    for (int i = 0; i < 11; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4880
      __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4881
      __ add(s1, temp[5+i], s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4882
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4883
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4884
    __ add(s2, s1, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4885
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4886
    // Take the mod for s1 and s2
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4887
    __ set64(0xFFF1, L0, L1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4888
    __ udivx(s1, L0, L1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4889
    __ udivx(s2, L0, L2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4890
    __ mulx(L0, L1, L1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4891
    __ mulx(L0, L2, L2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4892
    __ sub(s1, L1, s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4893
    __ sub(s2, L2, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4894
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4895
    // Make sure there is something left to process
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4896
    __ BIND(L_main_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4897
    __ set64(NMAX, L0, L1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4898
    // k = len < NMAX ? len : NMAX
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4899
    __ cmp_and_br_short(len, L0, Assembler::greaterEqualUnsigned, Assembler::pt, L_nmax_check_done);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4900
    __ andn(len, 0x0F, L0); // only loop a multiple of 16 times
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4901
    __ BIND(L_nmax_check_done);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4902
    __ mov(L0, O5);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4903
    __ sub(len, L0, len); // len -= k
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4904
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4905
    __ srlx(O5, 4, O5); // multiplies of 16
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4906
    __ cmp_and_br_short(O5, 0, Assembler::notEqual, Assembler::pt, L_main_loop);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4907
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4908
    // Restore anything we used, take the mod one last time, combine and return
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4909
    // Restore any registers we saved
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4910
    for (int i = 0; i < ADLER32_NUM_TEMPS; i++) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4911
      __ movdtox(as_FloatRegister(2*i), temp[i]);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4912
    }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4913
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4914
    // There might be nothing left to process
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4915
    __ ba_short(L_cleanup_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4916
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4917
    __ BIND(L_cleanup_loop);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4918
    __ ldub(buff, 0, O4); // load single byte form buffer
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4919
    __ inc(buff); // buff++
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4920
    __ add(s1, O4, s1); // s1 += *buff++;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4921
    __ dec(len); // len--
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4922
    __ add(s1, s2, s2); // s2 += s1;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4923
    __ BIND(L_cleanup_loop_check);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4924
    __ nop();
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4925
    __ cmp_and_br_short(len, 0, Assembler::notEqual, Assembler::pt, L_cleanup_loop);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4926
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4927
    // Take the mod one last time
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4928
    __ set64(0xFFF1, O1, O2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4929
    __ udivx(s1, O1, O2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4930
    __ udivx(s2, O1, O5);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4931
    __ mulx(O1, O2, O2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4932
    __ mulx(O1, O5, O5);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4933
    __ sub(s1, O2, s1);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4934
    __ sub(s2, O5, s2);
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4935
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4936
    // Combine lower bits and higher bits
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4937
    __ sllx(s2, 16, s2); // s2 = s2 << 16
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4938
    __ or3(s1, s2, s1);  // adler = s2 | s1
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4939
    // Final return value is in O0
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4940
    __ retl();
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4941
    __ delayed()->nop();
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4942
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4943
    return start;
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4944
  }
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  4945
34205
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4946
/**
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4947
   *  Arguments:
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4948
   *
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4949
   * Inputs:
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4950
   *   O0   - int   crc
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4951
   *   O1   - byte* buf
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4952
   *   O2   - int   len
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4953
   *   O3   - int*  table
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4954
   *
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4955
   * Output:
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4956
   *   O0   - int crc result
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4957
   */
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4958
  address generate_updateBytesCRC32() {
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4959
    assert(UseCRC32Intrinsics, "need VIS3 instructions");
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4960
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4961
    __ align(CodeEntryAlignment);
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4962
    StubCodeMark mark(this, "StubRoutines", "updateBytesCRC32");
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4963
    address start = __ pc();
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4964
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4965
    const Register crc   = O0; // crc
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4966
    const Register buf   = O1; // source java byte array address
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4967
    const Register len   = O2; // length
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4968
    const Register table = O3; // crc_table address (reuse register)
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4969
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4970
    __ kernel_crc32(crc, buf, len, table);
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4971
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4972
    __ retl();
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4973
    __ delayed()->nop();
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4974
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4975
    return start;
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4976
  }
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  4977
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4978
  void generate_initial() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4979
    // Generates all stubs and initializes the entry points
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4980
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4981
    //------------------------------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4982
    // entry points that exist in all platforms
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4983
    // Note: This is code that could be shared among different platforms - however the benefit seems to be smaller than
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4984
    //       the disadvantage of having a much more complicated generator structure. See also comment in stubRoutines.hpp.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4985
    StubRoutines::_forward_exception_entry                 = generate_forward_exception();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4986
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4987
    StubRoutines::_call_stub_entry                         = generate_call_stub(StubRoutines::_call_stub_return_address);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4988
    StubRoutines::_catch_exception_entry                   = generate_catch_exception();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4989
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4990
    //------------------------------------------------------------------------------------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4991
    // entry points that are platform specific
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4992
    StubRoutines::Sparc::_test_stop_entry                  = generate_test_stop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4993
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4994
    StubRoutines::Sparc::_stop_subroutine_entry            = generate_stop_subroutine();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4995
    StubRoutines::Sparc::_flush_callers_register_windows_entry = generate_flush_callers_register_windows();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  4996
11411
16b151e1e088 7116216: StackOverflow GC crash
bdelsart
parents: 10566
diff changeset
  4997
    // Build this early so it's available for the interpreter.
35071
a0910b1d3e0d 8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents: 34205
diff changeset
  4998
    StubRoutines::_throw_StackOverflowError_entry =
a0910b1d3e0d 8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents: 34205
diff changeset
  4999
            generate_throw_exception("StackOverflowError throw_exception",
a0910b1d3e0d 8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents: 34205
diff changeset
  5000
            CAST_FROM_FN_PTR(address, SharedRuntime::throw_StackOverflowError));
a0910b1d3e0d 8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents: 34205
diff changeset
  5001
    StubRoutines::_throw_delayed_StackOverflowError_entry =
a0910b1d3e0d 8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents: 34205
diff changeset
  5002
            generate_throw_exception("delayed StackOverflowError throw_exception",
a0910b1d3e0d 8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents: 34205
diff changeset
  5003
            CAST_FROM_FN_PTR(address, SharedRuntime::throw_delayed_StackOverflowError));
34205
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  5004
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  5005
    if (UseCRC32Intrinsics) {
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  5006
      // set table address before stub generation which use it
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  5007
      StubRoutines::_crc_table_adr = (address)StubRoutines::Sparc::_crc_table;
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  5008
      StubRoutines::_updateBytesCRC32 = generate_updateBytesCRC32();
9ec51d30a11e 8143012: CRC32 Intrinsics support on SPARC
kvn
parents: 32627
diff changeset
  5009
    }
38237
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  5010
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  5011
    if (UseCRC32CIntrinsics) {
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  5012
      // set table address before stub generation which use it
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  5013
      StubRoutines::_crc32c_table_addr = (address)StubRoutines::Sparc::_crc32c_table;
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  5014
      StubRoutines::_updateBytesCRC32C = generate_updateBytesCRC32C();
d972e3a2df53 8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents: 37466
diff changeset
  5015
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5016
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5017
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5018
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5019
  void generate_all() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5020
    // Generates all stubs and initializes the entry points
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5021
2254
f13dda645a4b 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 1502
diff changeset
  5022
    // Generate partial_subtype_check first here since its code depends on
f13dda645a4b 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 1502
diff changeset
  5023
    // UseZeroBaseCompressedOops which is defined after heap initialization.
f13dda645a4b 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 1502
diff changeset
  5024
    StubRoutines::Sparc::_partial_subtype_check                = generate_partial_subtype_check();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5025
    // These entry points require SharedInfo::stack0 to be set up in non-core builds
10545
fec876499aae 7088020: SEGV in JNIHandleBlock::release_block
never
parents: 10512
diff changeset
  5026
    StubRoutines::_throw_AbstractMethodError_entry         = generate_throw_exception("AbstractMethodError throw_exception",          CAST_FROM_FN_PTR(address, SharedRuntime::throw_AbstractMethodError));
fec876499aae 7088020: SEGV in JNIHandleBlock::release_block
never
parents: 10512
diff changeset
  5027
    StubRoutines::_throw_IncompatibleClassChangeError_entry= generate_throw_exception("IncompatibleClassChangeError throw_exception", CAST_FROM_FN_PTR(address, SharedRuntime::throw_IncompatibleClassChangeError));
fec876499aae 7088020: SEGV in JNIHandleBlock::release_block
never
parents: 10512
diff changeset
  5028
    StubRoutines::_throw_NullPointerException_at_call_entry= generate_throw_exception("NullPointerException at call throw_exception", CAST_FROM_FN_PTR(address, SharedRuntime::throw_NullPointerException_at_call));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5029
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5030
    // support for verify_oop (must happen after universe_init)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5031
    StubRoutines::_verify_oop_subroutine_entry     = generate_verify_oop_subroutine();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5032
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5033
    // arraycopy stubs used by compilers
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5034
    generate_arraycopy_stubs();
4645
0c5f5b94e93a 6849984: Value methods for platform dependent math functions constant fold incorrectly
never
parents: 2571
diff changeset
  5035
0c5f5b94e93a 6849984: Value methods for platform dependent math functions constant fold incorrectly
never
parents: 2571
diff changeset
  5036
    // Don't initialize the platform math functions since sparc
0c5f5b94e93a 6849984: Value methods for platform dependent math functions constant fold incorrectly
never
parents: 2571
diff changeset
  5037
    // doesn't have intrinsics for these operations.
18740
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5038
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5039
    // Safefetch stubs.
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5040
    generate_safefetch("SafeFetch32", sizeof(int),     &StubRoutines::_safefetch32_entry,
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5041
                                                       &StubRoutines::_safefetch32_fault_pc,
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5042
                                                       &StubRoutines::_safefetch32_continuation_pc);
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5043
    generate_safefetch("SafeFetchN", sizeof(intptr_t), &StubRoutines::_safefetchN_entry,
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5044
                                                       &StubRoutines::_safefetchN_fault_pc,
db44b1599483 8016697: Use stubs to implement safefetch
goetz
parents: 18097
diff changeset
  5045
                                                       &StubRoutines::_safefetchN_continuation_pc);
22505
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5046
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5047
    // generate AES intrinsics code
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5048
    if (UseAESIntrinsics) {
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5049
      StubRoutines::_aescrypt_encryptBlock = generate_aescrypt_encryptBlock();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5050
      StubRoutines::_aescrypt_decryptBlock = generate_aescrypt_decryptBlock();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5051
      StubRoutines::_cipherBlockChaining_encryptAESCrypt = generate_cipherBlockChaining_encryptAESCrypt();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5052
      StubRoutines::_cipherBlockChaining_decryptAESCrypt = generate_cipherBlockChaining_decryptAESCrypt_Parallel();
4523090c9674 8002074: Support for AES on SPARC
kvn
parents: 22234
diff changeset
  5053
    }
31404
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  5054
    // generate GHASH intrinsics code
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  5055
    if (UseGHASHIntrinsics) {
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  5056
      StubRoutines::_ghash_processBlocks = generate_ghash_processBlocks();
63e8fcd70bfc 8073108: Use x86 and SPARC CPU instructions for GHASH acceleration
ascarpino
parents: 29695
diff changeset
  5057
    }
24953
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5058
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5059
    // generate SHA1/SHA256/SHA512 intrinsics code
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5060
    if (UseSHA1Intrinsics) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5061
      StubRoutines::_sha1_implCompress     = generate_sha1_implCompress(false,   "sha1_implCompress");
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5062
      StubRoutines::_sha1_implCompressMB   = generate_sha1_implCompress(true,    "sha1_implCompressMB");
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5063
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5064
    if (UseSHA256Intrinsics) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5065
      StubRoutines::_sha256_implCompress   = generate_sha256_implCompress(false, "sha256_implCompress");
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5066
      StubRoutines::_sha256_implCompressMB = generate_sha256_implCompress(true,  "sha256_implCompressMB");
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5067
    }
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5068
    if (UseSHA512Intrinsics) {
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5069
      StubRoutines::_sha512_implCompress   = generate_sha512_implCompress(false, "sha512_implCompress");
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5070
      StubRoutines::_sha512_implCompressMB = generate_sha512_implCompress(true,  "sha512_implCompressMB");
9680119572be 8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents: 24488
diff changeset
  5071
    }
32581
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  5072
    // generate Adler32 intrinsics code
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  5073
    if (UseAdler32Intrinsics) {
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  5074
      StubRoutines::_updateBytesAdler32 = generate_updateBytesAdler32();
632402f18fe6 8132081: C2 support for Adler32 on SPARC
kvn
parents: 31515
diff changeset
  5075
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5076
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5077
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5078
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5079
 public:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5080
  StubGenerator(CodeBuffer* code, bool all) : StubCodeGenerator(code) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5081
    // replace the standard masm with a special one:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5082
    _masm = new MacroAssembler(code);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5083
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5084
    _stub_count = !all ? 0x100 : 0x200;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5085
    if (all) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5086
      generate_all();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5087
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5088
      generate_initial();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5089
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5090
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5091
    // make sure this stub is available for all local calls
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5092
    if (_atomic_add_stub.is_unbound()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5093
      // generate a second time, if necessary
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5094
      (void) generate_atomic_add();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5095
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5096
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5097
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5098
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5099
 private:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5100
  int _stub_count;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5101
  void stub_prolog(StubCodeDesc* cdesc) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5102
    # ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5103
      // put extra information in the stub code, to make it more readable
46462
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  5104
      // Write the high part of the address
f92a713126b1 8179903: Clean up SPARC 32-bit support
gtriantafill
parents: 46422
diff changeset
  5105
      // [RGV] Check if there is a dependency on the size of this prolog
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5106
      __ emit_data((intptr_t)cdesc >> 32,    relocInfo::none);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5107
      __ emit_data((intptr_t)cdesc,    relocInfo::none);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5108
      __ emit_data(++_stub_count, relocInfo::none);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5109
    # endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5110
    align(true);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5111
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5112
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5113
  void align(bool at_header = false) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5114
    // %%%%% move this constant somewhere else
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5115
    // UltraSPARC cache line size is 8 instructions:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5116
    const unsigned int icache_line_size = 32;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5117
    const unsigned int icache_half_line_size = 16;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5118
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5119
    if (at_header) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5120
      while ((intptr_t)(__ pc()) % icache_line_size != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5121
        __ emit_data(0, relocInfo::none);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5122
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5123
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5124
      while ((intptr_t)(__ pc()) % icache_half_line_size != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5125
        __ nop();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5126
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5127
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5128
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5129
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5130
}; // end class declaration
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5131
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5132
void StubGenerator_generate(CodeBuffer* code, bool all) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5133
  StubGenerator g(code, all);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  5134
}