src/hotspot/cpu/arm/disassembler_arm.hpp
author lucy
Tue, 21 May 2019 15:51:35 +0200
changeset 54960 e46fe26d7f77
parent 53244 9807daeb47c4
permissions -rw-r--r--
8213084: Rework and enhance Print[Opto]Assembly output Reviewed-by: kvn, thartmann
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
42664
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     1
/*
53244
9807daeb47c4 8216167: Update include guards to reflect correct directories
coleenp
parents: 47216
diff changeset
     2
 * Copyright (c) 2008, 2019, Oracle and/or its affiliates. All rights reserved.
42664
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     4
 *
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     7
 * published by the Free Software Foundation.
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     8
 *
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    13
 * accompanied this code).
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    14
 *
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    18
 *
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    21
 * questions.
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    22
 *
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    23
 */
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    24
53244
9807daeb47c4 8216167: Update include guards to reflect correct directories
coleenp
parents: 47216
diff changeset
    25
#ifndef CPU_ARM_DISASSEMBLER_ARM_HPP
9807daeb47c4 8216167: Update include guards to reflect correct directories
coleenp
parents: 47216
diff changeset
    26
#define CPU_ARM_DISASSEMBLER_ARM_HPP
42664
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    27
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    28
  static int pd_instruction_alignment() {
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    29
    return sizeof(int);
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    30
  }
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    31
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    32
  static const char* pd_cpu_opts() {
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    33
    return "";
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    34
  }
29142a56c193 8168503: JEP 297: Unified arm32/arm64 Port
bobv
parents:
diff changeset
    35
54960
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    36
  // Returns address of n-th instruction preceding addr,
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    37
  // NULL if no preceding instruction can be found.
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    38
  // On ARM, we assume a constant instruction length.
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    39
  // It might be beneficial to check "is_readable" as we do on ppc and s390.
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    40
  static address find_prev_instr(address addr, int n_instr) {
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    41
    return addr - Assembler::InstructionSize*n_instr;
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    42
  }
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    43
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    44
  // special-case instruction decoding.
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    45
  // There may be cases where the binutils disassembler doesn't do
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    46
  // the perfect job. In those cases, decode_instruction0 may kick in
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    47
  // and do it right.
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    48
  // If nothing had to be done, just return "here", otherwise return "here + instr_len(here)"
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    49
  static address decode_instruction0(address here, outputStream* st, address virtual_begin = NULL) {
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    50
    return here;
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    51
  }
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    52
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    53
  // platform-specific instruction annotations (like value of loaded constants)
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    54
  static void annotate(address pc, outputStream* st) { };
e46fe26d7f77 8213084: Rework and enhance Print[Opto]Assembly output
lucy
parents: 53244
diff changeset
    55
53244
9807daeb47c4 8216167: Update include guards to reflect correct directories
coleenp
parents: 47216
diff changeset
    56
#endif // CPU_ARM_DISASSEMBLER_ARM_HPP