hotspot/src/os_cpu/linux_aarch64/vm/atomic_linux_aarch64.inline.hpp
author mdoerr
Tue, 21 Jun 2016 19:25:41 -0400
changeset 39404 d0ad5220e91c
parent 29182 78af2a4d1ec3
permissions -rw-r--r--
8155949: Support relaxed semantics in cmpxchg Reviewed-by: dholmes, kbarrett, goetz, aph Contributed-by: horii@jp.ibm.com, martin.doerr@sap.com
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     1
/*
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     2
 * Copyright (c) 1999, 2011, Oracle and/or its affiliates. All rights reserved.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     3
 * Copyright (c) 2014, Red Hat Inc. All rights reserved.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     4
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     5
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     6
 * This code is free software; you can redistribute it and/or modify it
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     7
 * under the terms of the GNU General Public License version 2 only, as
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     8
 * published by the Free Software Foundation.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     9
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    10
 * This code is distributed in the hope that it will be useful, but WITHOUT
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    11
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    12
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    13
 * version 2 for more details (a copy is included in the LICENSE file that
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    14
 * accompanied this code).
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    15
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    16
 * You should have received a copy of the GNU General Public License version
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    17
 * 2 along with this work; if not, write to the Free Software Foundation,
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    18
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    19
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    20
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    21
 * or visit www.oracle.com if you need additional information or have any
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    22
 * questions.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    23
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    24
 */
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    25
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    26
#ifndef OS_CPU_LINUX_AARCH64_VM_ATOMIC_LINUX_AARCH64_INLINE_HPP
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    27
#define OS_CPU_LINUX_AARCH64_VM_ATOMIC_LINUX_AARCH64_INLINE_HPP
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    28
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    29
#include "runtime/atomic.hpp"
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    30
#include "runtime/os.hpp"
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    31
#include "vm_version_aarch64.hpp"
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    32
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    33
// Implementation of class atomic
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    34
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    35
#define FULL_MEM_BARRIER  __sync_synchronize()
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    36
#define READ_MEM_BARRIER  __atomic_thread_fence(__ATOMIC_ACQUIRE);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    37
#define WRITE_MEM_BARRIER __atomic_thread_fence(__ATOMIC_RELEASE);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    38
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    39
inline void Atomic::store    (jbyte    store_value, jbyte*    dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    40
inline void Atomic::store    (jshort   store_value, jshort*   dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    41
inline void Atomic::store    (jint     store_value, jint*     dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    42
inline void Atomic::store_ptr(intptr_t store_value, intptr_t* dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    43
inline void Atomic::store_ptr(void*    store_value, void*     dest) { *(void**)dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    44
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    45
inline void Atomic::store    (jbyte    store_value, volatile jbyte*    dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    46
inline void Atomic::store    (jshort   store_value, volatile jshort*   dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    47
inline void Atomic::store    (jint     store_value, volatile jint*     dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    48
inline void Atomic::store_ptr(intptr_t store_value, volatile intptr_t* dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    49
inline void Atomic::store_ptr(void*    store_value, volatile void*     dest) { *(void* volatile *)dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    50
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    51
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    52
inline jint Atomic::add(jint add_value, volatile jint* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    53
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    54
 return __sync_add_and_fetch(dest, add_value);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    55
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    56
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    57
inline void Atomic::inc(volatile jint* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    58
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    59
 add(1, dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    60
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    61
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    62
inline void Atomic::inc_ptr(volatile void* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    63
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    64
 add_ptr(1, dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    65
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    66
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    67
inline void Atomic::dec (volatile jint* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    68
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    69
 add(-1, dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    70
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    71
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    72
inline void Atomic::dec_ptr(volatile void* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    73
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    74
 add_ptr(-1, dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    75
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    76
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    77
inline jint Atomic::xchg (jint exchange_value, volatile jint* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    78
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    79
  jint res = __sync_lock_test_and_set (dest, exchange_value);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    80
  FULL_MEM_BARRIER;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    81
  return res;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    82
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    83
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    84
inline void* Atomic::xchg_ptr(void* exchange_value, volatile void* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    85
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    86
  return (void *) xchg_ptr((intptr_t) exchange_value,
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    87
                           (volatile intptr_t*) dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    88
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    89
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    90
template <typename T> T generic_cmpxchg(T exchange_value, volatile T* dest,
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    91
                                        T compare_value, cmpxchg_memory_order order)
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    92
{
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    93
  if (order == memory_order_relaxed) {
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    94
    T value = compare_value;
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    95
    __atomic_compare_exchange(dest, &value, &exchange_value, /*weak*/false,
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    96
                              __ATOMIC_RELAXED, __ATOMIC_RELAXED);
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    97
    return value;
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    98
  } else {
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
    99
    return __sync_val_compare_and_swap(dest, compare_value, exchange_value);
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   100
  }
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   101
}
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   102
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   103
#define VM_HAS_SPECIALIZED_CMPXCHG_BYTE
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   104
inline jbyte Atomic::cmpxchg (jbyte exchange_value, volatile jbyte* dest, jbyte compare_value, cmpxchg_memory_order order)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   105
{
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   106
  return generic_cmpxchg(exchange_value, dest, compare_value, order);
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   107
}
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   108
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   109
inline jint Atomic::cmpxchg (jint exchange_value, volatile jint* dest, jint compare_value, cmpxchg_memory_order order)
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   110
{
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   111
  return generic_cmpxchg(exchange_value, dest, compare_value, order);
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   112
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   113
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   114
inline void Atomic::store (jlong store_value, jlong* dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   115
inline void Atomic::store (jlong store_value, volatile jlong* dest) { *dest = store_value; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   116
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   117
inline intptr_t Atomic::add_ptr(intptr_t add_value, volatile intptr_t* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   118
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   119
 return __sync_add_and_fetch(dest, add_value);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   120
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   121
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   122
inline void* Atomic::add_ptr(intptr_t add_value, volatile void* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   123
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   124
  return (void *) add_ptr(add_value, (volatile intptr_t *) dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   125
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   126
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   127
inline void Atomic::inc_ptr(volatile intptr_t* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   128
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   129
 add_ptr(1, dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   130
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   131
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   132
inline void Atomic::dec_ptr(volatile intptr_t* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   133
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   134
 add_ptr(-1, dest);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   135
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   136
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   137
inline intptr_t Atomic::xchg_ptr(intptr_t exchange_value, volatile intptr_t* dest)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   138
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   139
  intptr_t res = __sync_lock_test_and_set (dest, exchange_value);
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   140
  FULL_MEM_BARRIER;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   141
  return res;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   142
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   143
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   144
inline jlong Atomic::cmpxchg (jlong exchange_value, volatile jlong* dest, jlong compare_value, cmpxchg_memory_order order)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   145
{
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   146
  return generic_cmpxchg(exchange_value, dest, compare_value, order);
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   147
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   148
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   149
inline intptr_t Atomic::cmpxchg_ptr(intptr_t exchange_value, volatile intptr_t* dest, intptr_t compare_value, cmpxchg_memory_order order)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   150
{
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   151
  return generic_cmpxchg(exchange_value, dest, compare_value, order);
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   152
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   153
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   154
inline void* Atomic::cmpxchg_ptr(void* exchange_value, volatile void* dest, void* compare_value, cmpxchg_memory_order order)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   155
{
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   156
  return (void *) cmpxchg_ptr((intptr_t) exchange_value,
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   157
                              (volatile intptr_t*) dest,
39404
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   158
                              (intptr_t) compare_value,
d0ad5220e91c 8155949: Support relaxed semantics in cmpxchg
mdoerr
parents: 29182
diff changeset
   159
                              order);
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   160
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   161
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   162
inline jlong Atomic::load(volatile jlong* src) { return *src; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   163
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   164
#endif // OS_CPU_LINUX_AARCH64_VM_ATOMIC_LINUX_AARCH64_INLINE_HPP