hotspot/src/cpu/x86/vm/globals_x86.hpp
author zmajo
Mon, 27 Apr 2015 10:49:43 +0200
changeset 30305 b92a97e1e9cb
parent 29697 92501504191b
child 30310 522ea430079f
permissions -rw-r--r--
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86 Summary: Introduce the PreserveFramePointer flag to control if RBP is used as the frame pointer or as a general purpose register. Reviewed-by: kvn, roland, dlong, enevill, shade
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
28954
7dda6c26cc98 8068977: Remove unused sun.misc.Unsafe prefetch intrinsic support
psandoz
parents: 26434
diff changeset
     2
 * Copyright (c) 2000, 2015, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5249
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5249
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5249
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    25
#ifndef CPU_X86_VM_GLOBALS_X86_HPP
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    26
#define CPU_X86_VM_GLOBALS_X86_HPP
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    27
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    28
#include "utilities/globalDefinitions.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    29
#include "utilities/macros.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    30
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    31
// Sets the default values for platform dependent flags used by the runtime system.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    32
// (see globals.hpp)
489c9b5090e2 Initial load
duke
parents:
diff changeset
    33
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    34
define_pd_global(bool, ConvertSleepToYield,      true);
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    35
define_pd_global(bool, ShareVtableStubs,         true);
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    36
define_pd_global(bool, CountInterpCalls,         true);
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    37
define_pd_global(bool, NeedsDeoptSuspend,        false); // only register window machines need this
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    39
define_pd_global(bool, ImplicitNullChecks,       true);  // Generate code for implicit null checks
22856
03ad2cf18166 8029015: PPC64 (part 216): opto: trap based null and range checks
goetz
parents: 21095
diff changeset
    40
define_pd_global(bool, TrapBasedNullChecks,      false); // Not needed on x86.
03ad2cf18166 8029015: PPC64 (part 216): opto: trap based null and range checks
goetz
parents: 21095
diff changeset
    41
define_pd_global(bool, UncommonNullCast,         true);  // Uncommon-trap NULLs passed to check cast
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
// See 4827828 for this change. There is no globals_core_i486.hpp. I can't
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
// assign a different value for C2 without touching a number of files. Use
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
// #ifdef to minimize the change as it's late in Mantis. -- FIXME.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
// c1 doesn't have this problem because the fix to 4858033 assures us
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
// the the vep is aligned at CodeEntryAlignment whereas c2 only aligns
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
// the uep and the vep doesn't get real alignment but just slops on by
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
// only assured that the entry instruction meets the 5 byte size requirement.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
#ifdef COMPILER2
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    51
define_pd_global(intx, CodeEntryAlignment,       32);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
#else
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    53
define_pd_global(intx, CodeEntryAlignment,       16);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
#endif // COMPILER2
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 4434
diff changeset
    55
define_pd_global(intx, OptoLoopAlignment,        16);
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    56
define_pd_global(intx, InlineFrequencyCount,     100);
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    57
define_pd_global(intx, InlineSmallCode,          1000);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
18088
882c7e947688 8015660: Test8009761.java "Failed: init recursive calls: 24. After deopt 25"
minqi
parents: 17392
diff changeset
    59
define_pd_global(intx, StackYellowPages, NOT_WINDOWS(2) WINDOWS_ONLY(3));
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    60
define_pd_global(intx, StackRedPages, 1);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
#ifdef AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
// Very large C++ stack frames using solaris-amd64 optimized builds
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
// due to lack of optimization caused by C++ compiler bugs
11765
fe26226ed977 7059899: Stack overflows in Java code cause 64-bit JVMs to exit due to SIGSEGV
coleenp
parents: 10565
diff changeset
    64
define_pd_global(intx, StackShadowPages, NOT_WIN64(20) WIN64_ONLY(6) DEBUG_ONLY(+2));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
#else
11786
bf7e38b95ceb 7143061: nsk/stress/stack/b4525850 crash VM
never
parents: 10565
diff changeset
    66
define_pd_global(intx, StackShadowPages, 4 DEBUG_ONLY(+5));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
#endif // AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
4434
4b41e5b42f81 6887571: Increase default heap config sizes
phh
parents: 3261
diff changeset
    69
define_pd_global(intx, PreInflateSpin,           10);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
489c9b5090e2 Initial load
duke
parents:
diff changeset
    71
define_pd_global(bool, RewriteBytecodes,     true);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
define_pd_global(bool, RewriteFrequentPairs, true);
6965
4ef36b2a6a3a 6989297: Integrate additional portability improvements
bobv
parents: 5547
diff changeset
    73
10565
dc90c239f4ec 7089790: integrate bsd-port changes
never
parents: 8687
diff changeset
    74
#ifdef _ALLBSD_SOURCE
dc90c239f4ec 7089790: integrate bsd-port changes
never
parents: 8687
diff changeset
    75
define_pd_global(bool, UseMembar,            true);
dc90c239f4ec 7089790: integrate bsd-port changes
never
parents: 8687
diff changeset
    76
#else
6965
4ef36b2a6a3a 6989297: Integrate additional portability improvements
bobv
parents: 5547
diff changeset
    77
define_pd_global(bool, UseMembar,            false);
10565
dc90c239f4ec 7089790: integrate bsd-port changes
never
parents: 8687
diff changeset
    78
#endif
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
    79
8687
264727307495 6896099: Integrate CMS heap ergo with default heap sizing ergo
ysr
parents: 7921
diff changeset
    80
// GC Ergo Flags
29697
92501504191b 8074459: Flags handling memory sizes should be of type size_t
jwilhelm
parents: 28954
diff changeset
    81
define_pd_global(size_t, CMSYoungGenPerWorker, 64*M);  // default max size of CMS young gen, per GC worker thread
13521
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    82
21095
1a04f7b3946e 8026251: New type profiling points: parameters to methods
roland
parents: 20709
diff changeset
    83
define_pd_global(uintx, TypeProfileLevel, 111);
20702
bbe0fcde6e13 8023657: New type profiling points: arguments to call
roland
parents: 18507
diff changeset
    84
30305
b92a97e1e9cb 8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents: 29697
diff changeset
    85
define_pd_global(bool, PreserveFramePointer, false);
b92a97e1e9cb 8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents: 29697
diff changeset
    86
13521
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    87
#define ARCH_FLAGS(develop, product, diagnostic, experimental, notproduct) \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    88
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    89
  develop(bool, IEEEPrecision, true,                                        \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    90
          "Enables IEEE precision (for INTEL only)")                        \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    91
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    92
  product(intx, FenceInstruction, 0,                                        \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    93
          "(Unsafe,Unstable) Experimental")                                 \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    94
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    95
  product(bool, UseStoreImmI16, true,                                       \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    96
          "Use store immediate 16-bits value instruction on x86")           \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    97
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    98
  product(intx, UseAVX, 99,                                                 \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
    99
          "Highest supported AVX instructions set on x86/x64")              \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   100
                                                                            \
18507
61bfc8995bb3 7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents: 18088
diff changeset
   101
  product(bool, UseCLMUL, false,                                            \
61bfc8995bb3 7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents: 18088
diff changeset
   102
          "Control whether CLMUL instructions can be used on x86/x64")      \
61bfc8995bb3 7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents: 18088
diff changeset
   103
                                                                            \
13521
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   104
  diagnostic(bool, UseIncDec, true,                                         \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   105
          "Use INC, DEC instructions on x86")                               \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   106
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   107
  product(bool, UseNewLongLShift, false,                                    \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   108
          "Use optimized bitwise shift left")                               \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   109
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   110
  product(bool, UseAddressNop, false,                                       \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   111
          "Use '0F 1F [addr]' NOP instructions on x86 cpus")                \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   112
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   113
  product(bool, UseXmmLoadAndClearUpper, true,                              \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   114
          "Load low part of XMM register and clear upper part")             \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   115
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   116
  product(bool, UseXmmRegToRegMoveAll, false,                               \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   117
          "Copy all XMM register bits when moving value between registers") \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   118
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   119
  product(bool, UseXmmI2D, false,                                           \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   120
          "Use SSE2 CVTDQ2PD instruction to convert Integer to Double")     \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   121
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   122
  product(bool, UseXmmI2F, false,                                           \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   123
          "Use SSE2 CVTDQ2PS instruction to convert Integer to Float")      \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   124
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   125
  product(bool, UseUnalignedLoadStores, false,                              \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   126
          "Use SSE2 MOVDQU instruction for Arraycopy")                      \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   127
                                                                            \
15114
4074553c678b 8005522: use fast-string instructions on x86 for zeroing
kvn
parents: 13521
diff changeset
   128
  product(bool, UseFastStosb, false,                                        \
4074553c678b 8005522: use fast-string instructions on x86 for zeroing
kvn
parents: 13521
diff changeset
   129
          "Use fast-string operation for zeroing: rep stosb")               \
4074553c678b 8005522: use fast-string instructions on x86 for zeroing
kvn
parents: 13521
diff changeset
   130
                                                                            \
23491
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   131
  /* Use Restricted Transactional Memory for lock eliding */                \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   132
  product(bool, UseRTMLocking, false,                                       \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   133
          "Enable RTM lock eliding for inflated locks in compiled code")    \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   134
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   135
  experimental(bool, UseRTMForStackLocks, false,                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   136
          "Enable RTM lock eliding for stack locks in compiled code")       \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   137
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   138
  product(bool, UseRTMDeopt, false,                                         \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   139
          "Perform deopt and recompilation based on RTM abort ratio")       \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   140
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   141
  product(uintx, RTMRetryCount, 5,                                          \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   142
          "Number of RTM retries on lock abort or busy")                    \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   143
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   144
  experimental(intx, RTMSpinLoopCount, 100,                                 \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   145
          "Spin count for lock to become free before RTM retry")            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   146
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   147
  experimental(intx, RTMAbortThreshold, 1000,                               \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   148
          "Calculate abort ratio after this number of aborts")              \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   149
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   150
  experimental(intx, RTMLockingThreshold, 10000,                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   151
          "Lock count at which to do RTM lock eliding without "             \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   152
          "abort ratio calculation")                                        \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   153
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   154
  experimental(intx, RTMAbortRatio, 50,                                     \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   155
          "Lock abort ratio at which to stop use RTM lock eliding")         \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   156
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   157
  experimental(intx, RTMTotalCountIncrRate, 64,                             \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   158
          "Increment total RTM attempted lock count once every n times")    \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   159
                                                                            \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   160
  experimental(intx, RTMLockingCalculationDelay, 0,                         \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   161
          "Number of milliseconds to wait before start calculating aborts " \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   162
          "for RTM locking")                                                \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   163
                                                                            \
23847
d792e42aeb4f 8038939: Some options related to RTM locking optimization works inconsistently
kvn
parents: 23491
diff changeset
   164
  experimental(bool, UseRTMXendForLockBusy, true,                           \
23491
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   165
          "Use RTM Xend instead of Xabort when lock busy")                  \
f690330b10b9 8031320: Use Intel RTM instructions for locks
kvn
parents: 23220
diff changeset
   166
                                                                            \
13521
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   167
  /* assembler */                                                           \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   168
  product(bool, Use486InstrsOnly, false,                                    \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   169
          "Use 80486 Compliant instruction subset")                         \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   170
                                                                            \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   171
  product(bool, UseCountLeadingZerosInstruction, false,                     \
97a23be06f4e 6677625: Move platform specific flags from globals.hpp to globals_<arch>.hpp
twisti
parents: 11796
diff changeset
   172
          "Use count leading zeros instruction")                            \
23220
fc827339dc37 8031321: Support Intel bit manipulation instructions
iveresov
parents: 22856
diff changeset
   173
                                                                            \
fc827339dc37 8031321: Support Intel bit manipulation instructions
iveresov
parents: 22856
diff changeset
   174
  product(bool, UseCountTrailingZerosInstruction, false,                    \
fc827339dc37 8031321: Support Intel bit manipulation instructions
iveresov
parents: 22856
diff changeset
   175
          "Use count trailing zeros instruction")                           \
fc827339dc37 8031321: Support Intel bit manipulation instructions
iveresov
parents: 22856
diff changeset
   176
                                                                            \
fc827339dc37 8031321: Support Intel bit manipulation instructions
iveresov
parents: 22856
diff changeset
   177
  product(bool, UseBMI1Instructions, false,                                 \
26434
09ad55e5f486 8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents: 23847
diff changeset
   178
          "Use BMI1 instructions")                                          \
09ad55e5f486 8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents: 23847
diff changeset
   179
                                                                            \
09ad55e5f486 8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents: 23847
diff changeset
   180
  product(bool, UseBMI2Instructions, false,                                 \
09ad55e5f486 8055494: Add C2 x86 intrinsic for BigInteger::multiplyToLen() method
kvn
parents: 23847
diff changeset
   181
          "Use BMI2 instructions")
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 6965
diff changeset
   182
#endif // CPU_X86_VM_GLOBALS_X86_HPP