hotspot/src/cpu/sparc/vm/vm_version_sparc.cpp
author never
Thu, 19 Aug 2010 14:51:47 -0700
changeset 6272 94a20ad0e9de
parent 5702 201c5cde25bb
child 7115 32300e243300
permissions -rw-r--r--
6978249: spill between cpu and fpu registers when those moves are fast Reviewed-by: kvn
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5431
diff changeset
     2
 * Copyright (c) 1997, 2009, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5431
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5431
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 5431
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
489c9b5090e2 Initial load
duke
parents:
diff changeset
    25
# include "incls/_precompiled.incl"
489c9b5090e2 Initial load
duke
parents:
diff changeset
    26
# include "incls/_vm_version_sparc.cpp.incl"
489c9b5090e2 Initial load
duke
parents:
diff changeset
    27
489c9b5090e2 Initial load
duke
parents:
diff changeset
    28
int VM_Version::_features = VM_Version::unknown_m;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    29
const char* VM_Version::_features_str = "";
489c9b5090e2 Initial load
duke
parents:
diff changeset
    30
183
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
    31
bool VM_Version::is_niagara1_plus() {
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
    32
  // This is a placeholder until the real test is determined.
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
    33
  return is_niagara1() &&
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
    34
    (os::processor_count() > maximum_niagara1_processor_count());
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
    35
}
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
    36
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
void VM_Version::initialize() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
  _features = determine_features();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
  PrefetchCopyIntervalInBytes = prefetch_copy_interval_in_bytes();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    40
  PrefetchScanIntervalInBytes = prefetch_scan_interval_in_bytes();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    41
  PrefetchFieldsAhead         = prefetch_fields_ahead();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
  // Allocation prefetch settings
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
  intx cache_line_size = L1_data_cache_line_size();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
  if( cache_line_size > AllocatePrefetchStepSize )
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
    AllocatePrefetchStepSize = cache_line_size;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
  if( FLAG_IS_DEFAULT(AllocatePrefetchLines) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
    AllocatePrefetchLines = 3; // Optimistic value
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
  assert( AllocatePrefetchLines > 0, "invalid value");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
  if( AllocatePrefetchLines < 1 ) // set valid value in product VM
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
    AllocatePrefetchLines = 1; // Conservative value
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
  AllocatePrefetchDistance = allocate_prefetch_distance();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
  AllocatePrefetchStyle    = allocate_prefetch_style();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
  assert(AllocatePrefetchDistance % AllocatePrefetchStepSize == 0, "invalid value");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
  UseSSE = 0; // Only on x86 and x64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
  _supports_cx8               = has_v9();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
  if (is_niagara1()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
    // Indirect branch is the same cost as direct
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
    if (FLAG_IS_DEFAULT(UseInlineCaches)) {
2342
9a1260c3679d 6821700: tune VM flags for peak performance
kvn
parents: 2255
diff changeset
    65
      FLAG_SET_DEFAULT(UseInlineCaches, false);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
    }
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 183
diff changeset
    67
#ifdef _LP64
2254
f13dda645a4b 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 2253
diff changeset
    68
    // 32-bit oops don't make sense for the 64-bit VM on sparc
f13dda645a4b 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 2253
diff changeset
    69
    // since the 32-bit VM has the same registers and smaller objects.
f13dda645a4b 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 2253
diff changeset
    70
    Universe::set_narrow_oop_shift(LogMinObjAlignmentInBytes);
360
21d113ecbf6a 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 183
diff changeset
    71
#endif // _LP64
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
#ifdef COMPILER2
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
    // Indirect branch is the same cost as direct
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
    if (FLAG_IS_DEFAULT(UseJumpTables)) {
2342
9a1260c3679d 6821700: tune VM flags for peak performance
kvn
parents: 2255
diff changeset
    75
      FLAG_SET_DEFAULT(UseJumpTables, true);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
    // Single-issue, so entry and loop tops are
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
    // aligned on a single instruction boundary
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
    if (FLAG_IS_DEFAULT(InteriorEntryAlignment)) {
2342
9a1260c3679d 6821700: tune VM flags for peak performance
kvn
parents: 2255
diff changeset
    80
      FLAG_SET_DEFAULT(InteriorEntryAlignment, 4);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
    }
5251
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    82
    if (is_niagara1_plus()) {
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    83
      if (AllocatePrefetchStyle > 0 && FLAG_IS_DEFAULT(AllocatePrefetchStyle)) {
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    84
        // Use BIS instruction for allocation prefetch.
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    85
        FLAG_SET_DEFAULT(AllocatePrefetchStyle, 3);
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    86
        if (FLAG_IS_DEFAULT(AllocatePrefetchDistance)) {
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    87
          // Use smaller prefetch distance on N2 with BIS
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    88
          FLAG_SET_DEFAULT(AllocatePrefetchDistance, 64);
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    89
        }
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    90
      }
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    91
      if (AllocatePrefetchStyle != 3 && FLAG_IS_DEFAULT(AllocatePrefetchDistance)) {
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    92
        // Use different prefetch distance without BIS
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    93
        FLAG_SET_DEFAULT(AllocatePrefetchDistance, 256);
f86f7a86d761 6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents: 5249
diff changeset
    94
      }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    95
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    96
#endif
5249
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 2342
diff changeset
    97
    if (FLAG_IS_DEFAULT(OptoLoopAlignment)) {
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 2342
diff changeset
    98
      FLAG_SET_DEFAULT(OptoLoopAlignment, 4);
5cac34e6fe54 6940701: Don't align loops in stubs for Niagara sparc
kvn
parents: 2342
diff changeset
    99
    }
5431
5c4054a50dbb 6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents: 5251
diff changeset
   100
    // When using CMS, we cannot use memset() in BOT updates because
5c4054a50dbb 6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents: 5251
diff changeset
   101
    // the sun4v/CMT version in libc_psr uses BIS which exposes
5c4054a50dbb 6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents: 5251
diff changeset
   102
    // "phantom zeros" to concurrent readers. See 6948537.
5c4054a50dbb 6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents: 5251
diff changeset
   103
    if (FLAG_IS_DEFAULT(UseMemSetInBOT) && UseConcMarkSweepGC) {
5c4054a50dbb 6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents: 5251
diff changeset
   104
      FLAG_SET_DEFAULT(UseMemSetInBOT, false);
5c4054a50dbb 6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents: 5251
diff changeset
   105
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   106
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   107
2255
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   108
  // Use hardware population count instruction if available.
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   109
  if (has_hardware_popc()) {
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   110
    if (FLAG_IS_DEFAULT(UsePopCountInstruction)) {
2342
9a1260c3679d 6821700: tune VM flags for peak performance
kvn
parents: 2255
diff changeset
   111
      FLAG_SET_DEFAULT(UsePopCountInstruction, true);
2255
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   112
    }
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   113
  }
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   114
6272
94a20ad0e9de 6978249: spill between cpu and fpu registers when those moves are fast
never
parents: 5702
diff changeset
   115
#ifdef COMPILER2
94a20ad0e9de 6978249: spill between cpu and fpu registers when those moves are fast
never
parents: 5702
diff changeset
   116
  // Currently not supported anywhere.
94a20ad0e9de 6978249: spill between cpu and fpu registers when those moves are fast
never
parents: 5702
diff changeset
   117
  FLAG_SET_DEFAULT(UseFPUForSpilling, false);
94a20ad0e9de 6978249: spill between cpu and fpu registers when those moves are fast
never
parents: 5702
diff changeset
   118
#endif
94a20ad0e9de 6978249: spill between cpu and fpu registers when those moves are fast
never
parents: 5702
diff changeset
   119
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   120
  char buf[512];
2255
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   121
  jio_snprintf(buf, sizeof(buf), "%s%s%s%s%s%s%s%s%s%s%s%s",
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   122
               (has_v8() ? ", has_v8" : ""),
489c9b5090e2 Initial load
duke
parents:
diff changeset
   123
               (has_v9() ? ", has_v9" : ""),
2255
54abdf3e1055 6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents: 2254
diff changeset
   124
               (has_hardware_popc() ? ", popc" : ""),
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   125
               (has_vis1() ? ", has_vis1" : ""),
489c9b5090e2 Initial load
duke
parents:
diff changeset
   126
               (has_vis2() ? ", has_vis2" : ""),
489c9b5090e2 Initial load
duke
parents:
diff changeset
   127
               (is_ultra3() ? ", is_ultra3" : ""),
489c9b5090e2 Initial load
duke
parents:
diff changeset
   128
               (is_sun4v() ? ", is_sun4v" : ""),
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
               (is_niagara1() ? ", is_niagara1" : ""),
2253
30268d00878e 6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents: 670
diff changeset
   130
               (is_niagara1_plus() ? ", is_niagara1_plus" : ""),
30268d00878e 6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents: 670
diff changeset
   131
               (!has_hardware_mul32() ? ", no-mul32" : ""),
30268d00878e 6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents: 670
diff changeset
   132
               (!has_hardware_div32() ? ", no-div32" : ""),
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   133
               (!has_hardware_fsmuld() ? ", no-fsmuld" : ""));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   134
489c9b5090e2 Initial load
duke
parents:
diff changeset
   135
  // buf is started with ", " or is empty
489c9b5090e2 Initial load
duke
parents:
diff changeset
   136
  _features_str = strdup(strlen(buf) > 2 ? buf + 2 : buf);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   137
489c9b5090e2 Initial load
duke
parents:
diff changeset
   138
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   139
  if (PrintMiscellaneous && Verbose) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   140
    tty->print("Allocation: ");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   141
    if (AllocatePrefetchStyle <= 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   142
      tty->print_cr("no prefetching");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   143
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   144
      if (AllocatePrefetchLines > 1) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   145
        tty->print_cr("PREFETCH %d, %d lines of size %d bytes", AllocatePrefetchDistance, AllocatePrefetchLines, AllocatePrefetchStepSize);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   146
      } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   147
        tty->print_cr("PREFETCH %d, one line", AllocatePrefetchDistance);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   148
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   149
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   150
    if (PrefetchCopyIntervalInBytes > 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   151
      tty->print_cr("PrefetchCopyIntervalInBytes %d", PrefetchCopyIntervalInBytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   152
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   153
    if (PrefetchScanIntervalInBytes > 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   154
      tty->print_cr("PrefetchScanIntervalInBytes %d", PrefetchScanIntervalInBytes);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   155
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   156
    if (PrefetchFieldsAhead > 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   157
      tty->print_cr("PrefetchFieldsAhead %d", PrefetchFieldsAhead);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   158
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   159
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   160
#endif // PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   161
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   162
489c9b5090e2 Initial load
duke
parents:
diff changeset
   163
void VM_Version::print_features() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   164
  tty->print_cr("Version:%s", cpu_features());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   165
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   166
489c9b5090e2 Initial load
duke
parents:
diff changeset
   167
int VM_Version::determine_features() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   168
  if (UseV8InstrsOnly) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   169
    NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-V8");)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   170
    return generic_v8_m;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   171
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   172
489c9b5090e2 Initial load
duke
parents:
diff changeset
   173
  int features = platform_features(unknown_m); // platform_features() is os_arch specific
489c9b5090e2 Initial load
duke
parents:
diff changeset
   174
489c9b5090e2 Initial load
duke
parents:
diff changeset
   175
  if (features == unknown_m) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   176
    features = generic_v9_m;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   177
    warning("Cannot recognize SPARC version. Default to V9");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   178
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   179
489c9b5090e2 Initial load
duke
parents:
diff changeset
   180
  if (UseNiagaraInstrs) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   181
    if (is_niagara1(features)) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   182
      // Happy to accomodate...
489c9b5090e2 Initial load
duke
parents:
diff changeset
   183
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   184
      NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Niagara");)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   185
      features = niagara1_m;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   186
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   187
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   188
    if (is_niagara1(features) && !FLAG_IS_DEFAULT(UseNiagaraInstrs)) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   189
      NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Not-Niagara");)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   190
      features &= ~niagara1_unique_m;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   191
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   192
      // Happy to accomodate...
489c9b5090e2 Initial load
duke
parents:
diff changeset
   193
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   194
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   195
489c9b5090e2 Initial load
duke
parents:
diff changeset
   196
  return features;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   197
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   198
489c9b5090e2 Initial load
duke
parents:
diff changeset
   199
static int saved_features = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   200
489c9b5090e2 Initial load
duke
parents:
diff changeset
   201
void VM_Version::allow_all() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   202
  saved_features = _features;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   203
  _features      = all_features_m;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   204
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   205
489c9b5090e2 Initial load
duke
parents:
diff changeset
   206
void VM_Version::revert() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   207
  _features = saved_features;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   208
}
183
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   209
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   210
unsigned int VM_Version::calc_parallel_worker_threads() {
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   211
  unsigned int result;
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   212
  if (is_niagara1_plus()) {
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   213
    result = nof_parallel_worker_threads(5, 16, 8);
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   214
  } else {
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   215
    result = nof_parallel_worker_threads(5, 8, 8);
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   216
  }
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   217
  return result;
ba55c7f3fd45 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 1
diff changeset
   218
}