author | coleenp |
Thu, 01 Dec 2016 14:21:31 -0500 | |
changeset 44738 | 11431bbc9549 |
parent 41337 | 4493ad6de04d |
child 46458 | 3c12af929e7d |
permissions | -rw-r--r-- |
1 | 1 |
/* |
38031
e0b822facc03
8149374: Replace C1-specific collection classes with universal collection classes
fzhinkin
parents:
34205
diff
changeset
|
2 |
* Copyright (c) 2005, 2016, Oracle and/or its affiliates. All rights reserved. |
1 | 3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 |
* |
|
5 |
* This code is free software; you can redistribute it and/or modify it |
|
6 |
* under the terms of the GNU General Public License version 2 only, as |
|
7 |
* published by the Free Software Foundation. |
|
8 |
* |
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
13 |
* accompanied this code). |
|
14 |
* |
|
15 |
* You should have received a copy of the GNU General Public License version |
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
18 |
* |
|
5547
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
4430
diff
changeset
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
4430
diff
changeset
|
20 |
* or visit www.oracle.com if you need additional information or have any |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
4430
diff
changeset
|
21 |
* questions. |
1 | 22 |
* |
23 |
*/ |
|
24 |
||
7397 | 25 |
#include "precompiled.hpp" |
26 |
#include "c1/c1_Compilation.hpp" |
|
27 |
#include "c1/c1_FrameMap.hpp" |
|
28 |
#include "c1/c1_Instruction.hpp" |
|
29 |
#include "c1/c1_LIRAssembler.hpp" |
|
30 |
#include "c1/c1_LIRGenerator.hpp" |
|
31 |
#include "c1/c1_Runtime1.hpp" |
|
32 |
#include "c1/c1_ValueStack.hpp" |
|
33 |
#include "ci/ciArray.hpp" |
|
34 |
#include "ci/ciObjArrayKlass.hpp" |
|
35 |
#include "ci/ciTypeArrayKlass.hpp" |
|
36 |
#include "runtime/sharedRuntime.hpp" |
|
37 |
#include "runtime/stubRoutines.hpp" |
|
38 |
#include "vmreg_sparc.inline.hpp" |
|
1 | 39 |
|
40 |
#ifdef ASSERT |
|
41 |
#define __ gen()->lir(__FILE__, __LINE__)-> |
|
42 |
#else |
|
43 |
#define __ gen()->lir()-> |
|
44 |
#endif |
|
45 |
||
46 |
void LIRItem::load_byte_item() { |
|
47 |
// byte loads use same registers as other loads |
|
48 |
load_item(); |
|
49 |
} |
|
50 |
||
51 |
||
52 |
void LIRItem::load_nonconstant() { |
|
53 |
LIR_Opr r = value()->operand(); |
|
54 |
if (_gen->can_inline_as_constant(value())) { |
|
55 |
if (!r->is_constant()) { |
|
56 |
r = LIR_OprFact::value_type(value()->type()); |
|
57 |
} |
|
58 |
_result = r; |
|
59 |
} else { |
|
60 |
load_item(); |
|
61 |
} |
|
62 |
} |
|
63 |
||
64 |
||
65 |
//-------------------------------------------------------------- |
|
66 |
// LIRGenerator |
|
67 |
//-------------------------------------------------------------- |
|
68 |
||
69 |
LIR_Opr LIRGenerator::exceptionOopOpr() { return FrameMap::Oexception_opr; } |
|
70 |
LIR_Opr LIRGenerator::exceptionPcOpr() { return FrameMap::Oissuing_pc_opr; } |
|
34201
2de6f3566659
8138895: C1: PPC64 Port needs special register for Locks in synchronization code
mdoerr
parents:
24933
diff
changeset
|
71 |
LIR_Opr LIRGenerator::syncLockOpr() { return new_register(T_INT); } |
1 | 72 |
LIR_Opr LIRGenerator::syncTempOpr() { return new_register(T_OBJECT); } |
23485
13a2ccc01c44
8037149: C1: getThreadTemp should return a T_LONG register on 64bit
iveresov
parents:
18507
diff
changeset
|
73 |
LIR_Opr LIRGenerator::getThreadTemp() { return rlock_callee_saved(NOT_LP64(T_INT) LP64_ONLY(T_LONG)); } |
1 | 74 |
|
75 |
LIR_Opr LIRGenerator::result_register_for(ValueType* type, bool callee) { |
|
76 |
LIR_Opr opr; |
|
77 |
switch (type->tag()) { |
|
78 |
case intTag: opr = callee ? FrameMap::I0_opr : FrameMap::O0_opr; break; |
|
79 |
case objectTag: opr = callee ? FrameMap::I0_oop_opr : FrameMap::O0_oop_opr; break; |
|
80 |
case longTag: opr = callee ? FrameMap::in_long_opr : FrameMap::out_long_opr; break; |
|
81 |
case floatTag: opr = FrameMap::F0_opr; break; |
|
82 |
case doubleTag: opr = FrameMap::F0_double_opr; break; |
|
83 |
||
84 |
case addressTag: |
|
85 |
default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr; |
|
86 |
} |
|
87 |
||
88 |
assert(opr->type_field() == as_OprType(as_BasicType(type)), "type mismatch"); |
|
89 |
return opr; |
|
90 |
} |
|
91 |
||
92 |
LIR_Opr LIRGenerator::rlock_callee_saved(BasicType type) { |
|
93 |
LIR_Opr reg = new_register(type); |
|
94 |
set_vreg_flag(reg, callee_saved); |
|
95 |
return reg; |
|
96 |
} |
|
97 |
||
98 |
||
99 |
LIR_Opr LIRGenerator::rlock_byte(BasicType type) { |
|
100 |
return new_register(T_INT); |
|
101 |
} |
|
102 |
||
103 |
||
104 |
||
105 |
||
106 |
||
107 |
//--------- loading items into registers -------------------------------- |
|
108 |
||
109 |
// SPARC cannot inline all constants |
|
110 |
bool LIRGenerator::can_store_as_constant(Value v, BasicType type) const { |
|
111 |
if (v->type()->as_IntConstant() != NULL) { |
|
112 |
return v->type()->as_IntConstant()->value() == 0; |
|
113 |
} else if (v->type()->as_LongConstant() != NULL) { |
|
114 |
return v->type()->as_LongConstant()->value() == 0L; |
|
115 |
} else if (v->type()->as_ObjectConstant() != NULL) { |
|
116 |
return v->type()->as_ObjectConstant()->value()->is_null_object(); |
|
117 |
} else { |
|
118 |
return false; |
|
119 |
} |
|
120 |
} |
|
121 |
||
122 |
||
123 |
// only simm13 constants can be inlined |
|
124 |
bool LIRGenerator:: can_inline_as_constant(Value i) const { |
|
125 |
if (i->type()->as_IntConstant() != NULL) { |
|
126 |
return Assembler::is_simm13(i->type()->as_IntConstant()->value()); |
|
127 |
} else { |
|
128 |
return can_store_as_constant(i, as_BasicType(i->type())); |
|
129 |
} |
|
130 |
} |
|
131 |
||
132 |
||
133 |
bool LIRGenerator:: can_inline_as_constant(LIR_Const* c) const { |
|
134 |
if (c->type() == T_INT) { |
|
135 |
return Assembler::is_simm13(c->as_jint()); |
|
136 |
} |
|
137 |
return false; |
|
138 |
} |
|
139 |
||
140 |
||
141 |
LIR_Opr LIRGenerator::safepoint_poll_register() { |
|
142 |
return new_register(T_INT); |
|
143 |
} |
|
144 |
||
145 |
||
146 |
||
147 |
LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index, |
|
148 |
int shift, int disp, BasicType type) { |
|
149 |
assert(base->is_register(), "must be"); |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
150 |
intx large_disp = disp; |
1 | 151 |
|
152 |
// accumulate fixed displacements |
|
153 |
if (index->is_constant()) { |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
154 |
large_disp += (intx)(index->as_constant_ptr()->as_jint()) << shift; |
1 | 155 |
index = LIR_OprFact::illegalOpr; |
156 |
} |
|
157 |
||
158 |
if (index->is_register()) { |
|
159 |
// apply the shift and accumulate the displacement |
|
160 |
if (shift > 0) { |
|
4430 | 161 |
LIR_Opr tmp = new_pointer_register(); |
1 | 162 |
__ shift_left(index, shift, tmp); |
163 |
index = tmp; |
|
164 |
} |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
165 |
if (large_disp != 0) { |
4430 | 166 |
LIR_Opr tmp = new_pointer_register(); |
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
167 |
if (Assembler::is_simm13(large_disp)) { |
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
168 |
__ add(tmp, LIR_OprFact::intptrConst(large_disp), tmp); |
1 | 169 |
index = tmp; |
170 |
} else { |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
171 |
__ move(LIR_OprFact::intptrConst(large_disp), tmp); |
1 | 172 |
__ add(tmp, index, tmp); |
173 |
index = tmp; |
|
174 |
} |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
175 |
large_disp = 0; |
1 | 176 |
} |
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
177 |
} else if (large_disp != 0 && !Assembler::is_simm13(large_disp)) { |
1 | 178 |
// index is illegal so replace it with the displacement loaded into a register |
4430 | 179 |
index = new_pointer_register(); |
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
180 |
__ move(LIR_OprFact::intptrConst(large_disp), index); |
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
181 |
large_disp = 0; |
1 | 182 |
} |
183 |
||
184 |
// at this point we either have base + index or base + displacement |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
185 |
if (large_disp == 0) { |
1 | 186 |
return new LIR_Address(base, index, type); |
187 |
} else { |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
188 |
assert(Assembler::is_simm13(large_disp), "must be"); |
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
189 |
return new LIR_Address(base, large_disp, type); |
1 | 190 |
} |
191 |
} |
|
192 |
||
193 |
||
194 |
LIR_Address* LIRGenerator::emit_array_address(LIR_Opr array_opr, LIR_Opr index_opr, |
|
195 |
BasicType type, bool needs_card_mark) { |
|
202
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
1
diff
changeset
|
196 |
int elem_size = type2aelembytes(type); |
1 | 197 |
int shift = exact_log2(elem_size); |
198 |
||
199 |
LIR_Opr base_opr; |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
200 |
intx offset = arrayOopDesc::base_offset_in_bytes(type); |
1 | 201 |
|
202 |
if (index_opr->is_constant()) { |
|
41337
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
203 |
intx i = index_opr->as_constant_ptr()->as_jint(); |
4493ad6de04d
8166140: C1: Possible integer overflow in LIRGenerator::generate_address on several platforms
mdoerr
parents:
41323
diff
changeset
|
204 |
intx array_offset = i * elem_size; |
1 | 205 |
if (Assembler::is_simm13(array_offset + offset)) { |
206 |
base_opr = array_opr; |
|
207 |
offset = array_offset + offset; |
|
208 |
} else { |
|
209 |
base_opr = new_pointer_register(); |
|
210 |
if (Assembler::is_simm13(array_offset)) { |
|
211 |
__ add(array_opr, LIR_OprFact::intptrConst(array_offset), base_opr); |
|
212 |
} else { |
|
213 |
__ move(LIR_OprFact::intptrConst(array_offset), base_opr); |
|
214 |
__ add(base_opr, array_opr, base_opr); |
|
215 |
} |
|
216 |
} |
|
217 |
} else { |
|
218 |
#ifdef _LP64 |
|
219 |
if (index_opr->type() == T_INT) { |
|
220 |
LIR_Opr tmp = new_register(T_LONG); |
|
221 |
__ convert(Bytecodes::_i2l, index_opr, tmp); |
|
222 |
index_opr = tmp; |
|
223 |
} |
|
224 |
#endif |
|
225 |
||
226 |
base_opr = new_pointer_register(); |
|
227 |
assert (index_opr->is_register(), "Must be register"); |
|
228 |
if (shift > 0) { |
|
229 |
__ shift_left(index_opr, shift, base_opr); |
|
230 |
__ add(base_opr, array_opr, base_opr); |
|
231 |
} else { |
|
232 |
__ add(index_opr, array_opr, base_opr); |
|
233 |
} |
|
234 |
} |
|
235 |
if (needs_card_mark) { |
|
236 |
LIR_Opr ptr = new_pointer_register(); |
|
237 |
__ add(base_opr, LIR_OprFact::intptrConst(offset), ptr); |
|
5695 | 238 |
return new LIR_Address(ptr, type); |
1 | 239 |
} else { |
240 |
return new LIR_Address(base_opr, offset, type); |
|
241 |
} |
|
242 |
} |
|
243 |
||
6453 | 244 |
LIR_Opr LIRGenerator::load_immediate(int x, BasicType type) { |
245 |
LIR_Opr r; |
|
246 |
if (type == T_LONG) { |
|
247 |
r = LIR_OprFact::longConst(x); |
|
248 |
} else if (type == T_INT) { |
|
249 |
r = LIR_OprFact::intConst(x); |
|
250 |
} else { |
|
251 |
ShouldNotReachHere(); |
|
252 |
} |
|
253 |
if (!Assembler::is_simm13(x)) { |
|
254 |
LIR_Opr tmp = new_register(type); |
|
255 |
__ move(r, tmp); |
|
256 |
return tmp; |
|
257 |
} |
|
258 |
return r; |
|
259 |
} |
|
1 | 260 |
|
6453 | 261 |
void LIRGenerator::increment_counter(address counter, BasicType type, int step) { |
1 | 262 |
LIR_Opr pointer = new_pointer_register(); |
263 |
__ move(LIR_OprFact::intptrConst(counter), pointer); |
|
6453 | 264 |
LIR_Address* addr = new LIR_Address(pointer, type); |
1 | 265 |
increment_counter(addr, step); |
266 |
} |
|
267 |
||
268 |
void LIRGenerator::increment_counter(LIR_Address* addr, int step) { |
|
6453 | 269 |
LIR_Opr temp = new_register(addr->type()); |
1 | 270 |
__ move(addr, temp); |
6453 | 271 |
__ add(temp, load_immediate(step, addr->type()), temp); |
1 | 272 |
__ move(temp, addr); |
273 |
} |
|
274 |
||
275 |
void LIRGenerator::cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info) { |
|
276 |
LIR_Opr o7opr = FrameMap::O7_opr; |
|
277 |
__ load(new LIR_Address(base, disp, T_INT), o7opr, info); |
|
278 |
__ cmp(condition, o7opr, c); |
|
279 |
} |
|
280 |
||
281 |
||
282 |
void LIRGenerator::cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Opr base, int disp, BasicType type, CodeEmitInfo* info) { |
|
283 |
LIR_Opr o7opr = FrameMap::O7_opr; |
|
284 |
__ load(new LIR_Address(base, disp, type), o7opr, info); |
|
285 |
__ cmp(condition, reg, o7opr); |
|
286 |
} |
|
287 |
||
288 |
||
289 |
void LIRGenerator::cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Opr base, LIR_Opr disp, BasicType type, CodeEmitInfo* info) { |
|
290 |
LIR_Opr o7opr = FrameMap::O7_opr; |
|
291 |
__ load(new LIR_Address(base, disp, type), o7opr, info); |
|
292 |
__ cmp(condition, reg, o7opr); |
|
293 |
} |
|
294 |
||
295 |
||
296 |
bool LIRGenerator::strength_reduce_multiply(LIR_Opr left, int c, LIR_Opr result, LIR_Opr tmp) { |
|
297 |
assert(left != result, "should be different registers"); |
|
298 |
if (is_power_of_2(c + 1)) { |
|
299 |
__ shift_left(left, log2_intptr(c + 1), result); |
|
300 |
__ sub(result, left, result); |
|
301 |
return true; |
|
302 |
} else if (is_power_of_2(c - 1)) { |
|
303 |
__ shift_left(left, log2_intptr(c - 1), result); |
|
304 |
__ add(result, left, result); |
|
305 |
return true; |
|
306 |
} |
|
307 |
return false; |
|
308 |
} |
|
309 |
||
310 |
||
311 |
void LIRGenerator::store_stack_parameter (LIR_Opr item, ByteSize offset_from_sp) { |
|
312 |
BasicType t = item->type(); |
|
313 |
LIR_Opr sp_opr = FrameMap::SP_opr; |
|
314 |
if ((t == T_LONG || t == T_DOUBLE) && |
|
315 |
((in_bytes(offset_from_sp) - STACK_BIAS) % 8 != 0)) { |
|
316 |
__ unaligned_move(item, new LIR_Address(sp_opr, in_bytes(offset_from_sp), t)); |
|
317 |
} else { |
|
318 |
__ move(item, new LIR_Address(sp_opr, in_bytes(offset_from_sp), t)); |
|
319 |
} |
|
320 |
} |
|
321 |
||
322 |
//---------------------------------------------------------------------- |
|
323 |
// visitor functions |
|
324 |
//---------------------------------------------------------------------- |
|
325 |
||
326 |
||
327 |
void LIRGenerator::do_StoreIndexed(StoreIndexed* x) { |
|
6745 | 328 |
assert(x->is_pinned(),""); |
16611 | 329 |
bool needs_range_check = x->compute_needs_range_check(); |
1 | 330 |
bool use_length = x->length() != NULL; |
331 |
bool obj_store = x->elt_type() == T_ARRAY || x->elt_type() == T_OBJECT; |
|
332 |
bool needs_store_check = obj_store && (x->value()->as_Constant() == NULL || |
|
10562 | 333 |
!get_jobject_constant(x->value())->is_null_object() || |
334 |
x->should_profile()); |
|
1 | 335 |
|
336 |
LIRItem array(x->array(), this); |
|
337 |
LIRItem index(x->index(), this); |
|
338 |
LIRItem value(x->value(), this); |
|
339 |
LIRItem length(this); |
|
340 |
||
341 |
array.load_item(); |
|
342 |
index.load_nonconstant(); |
|
343 |
||
16611 | 344 |
if (use_length && needs_range_check) { |
345 |
length.set_instruction(x->length()); |
|
346 |
length.load_item(); |
|
1 | 347 |
} |
37480 | 348 |
if (needs_store_check || x->check_boolean()) { |
1 | 349 |
value.load_item(); |
350 |
} else { |
|
351 |
value.load_for_store(x->elt_type()); |
|
352 |
} |
|
353 |
||
354 |
set_no_result(x); |
|
355 |
||
356 |
// the CodeEmitInfo must be duplicated for each different |
|
357 |
// LIR-instruction because spilling can occur anywhere between two |
|
358 |
// instructions and so the debug information must be different |
|
359 |
CodeEmitInfo* range_check_info = state_for(x); |
|
360 |
CodeEmitInfo* null_check_info = NULL; |
|
361 |
if (x->needs_null_check()) { |
|
362 |
null_check_info = new CodeEmitInfo(range_check_info); |
|
363 |
} |
|
364 |
||
365 |
// emit array address setup early so it schedules better |
|
366 |
LIR_Address* array_addr = emit_array_address(array.result(), index.result(), x->elt_type(), obj_store); |
|
367 |
||
368 |
if (GenerateRangeChecks && needs_range_check) { |
|
369 |
if (use_length) { |
|
370 |
__ cmp(lir_cond_belowEqual, length.result(), index.result()); |
|
371 |
__ branch(lir_cond_belowEqual, T_INT, new RangeCheckStub(range_check_info, index.result())); |
|
372 |
} else { |
|
373 |
array_range_check(array.result(), index.result(), null_check_info, range_check_info); |
|
374 |
// range_check also does the null check |
|
375 |
null_check_info = NULL; |
|
376 |
} |
|
377 |
} |
|
378 |
||
379 |
if (GenerateArrayStoreCheck && needs_store_check) { |
|
380 |
LIR_Opr tmp1 = FrameMap::G1_opr; |
|
381 |
LIR_Opr tmp2 = FrameMap::G3_opr; |
|
382 |
LIR_Opr tmp3 = FrameMap::G5_opr; |
|
383 |
||
384 |
CodeEmitInfo* store_check_info = new CodeEmitInfo(range_check_info); |
|
10562 | 385 |
__ store_check(value.result(), array.result(), tmp1, tmp2, tmp3, store_check_info, x->profiled_method(), x->profiled_bci()); |
1 | 386 |
} |
387 |
||
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
388 |
if (obj_store) { |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
389 |
// Needs GC write barriers. |
9176
42d9d1010f38
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
7713
diff
changeset
|
390 |
pre_barrier(LIR_OprFact::address(array_addr), LIR_OprFact::illegalOpr /* pre_val */, |
42d9d1010f38
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
7713
diff
changeset
|
391 |
true /* do_load */, false /* patch */, NULL); |
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
392 |
} |
37480 | 393 |
LIR_Opr result = maybe_mask_boolean(x, array.result(), value.result(), null_check_info); |
394 |
__ move(result, array_addr, null_check_info); |
|
1 | 395 |
if (obj_store) { |
3172
ad4ba6ce75a5
6849574: VM crash using NonBlockingHashMap (high_scale_lib)
never
parents:
1394
diff
changeset
|
396 |
// Precise card mark |
1 | 397 |
post_barrier(LIR_OprFact::address(array_addr), value.result()); |
398 |
} |
|
399 |
} |
|
400 |
||
401 |
||
402 |
void LIRGenerator::do_MonitorEnter(MonitorEnter* x) { |
|
6745 | 403 |
assert(x->is_pinned(),""); |
1 | 404 |
LIRItem obj(x->obj(), this); |
405 |
obj.load_item(); |
|
406 |
||
407 |
set_no_result(x); |
|
408 |
||
409 |
LIR_Opr lock = FrameMap::G1_opr; |
|
410 |
LIR_Opr scratch = FrameMap::G3_opr; |
|
411 |
LIR_Opr hdr = FrameMap::G4_opr; |
|
412 |
||
413 |
CodeEmitInfo* info_for_exception = NULL; |
|
414 |
if (x->needs_null_check()) { |
|
6745 | 415 |
info_for_exception = state_for(x); |
1 | 416 |
} |
417 |
||
418 |
// this CodeEmitInfo must not have the xhandlers because here the |
|
419 |
// object is already locked (xhandlers expects object to be unlocked) |
|
420 |
CodeEmitInfo* info = state_for(x, x->state(), true); |
|
421 |
monitor_enter(obj.result(), lock, hdr, scratch, x->monitor_no(), info_for_exception, info); |
|
422 |
} |
|
423 |
||
424 |
||
425 |
void LIRGenerator::do_MonitorExit(MonitorExit* x) { |
|
6745 | 426 |
assert(x->is_pinned(),""); |
1 | 427 |
LIRItem obj(x->obj(), this); |
428 |
obj.dont_load_item(); |
|
429 |
||
430 |
set_no_result(x); |
|
431 |
LIR_Opr lock = FrameMap::G1_opr; |
|
432 |
LIR_Opr hdr = FrameMap::G3_opr; |
|
433 |
LIR_Opr obj_temp = FrameMap::G4_opr; |
|
6176
4d9030fe341f
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
5702
diff
changeset
|
434 |
monitor_exit(obj_temp, lock, hdr, LIR_OprFact::illegalOpr, x->monitor_no()); |
1 | 435 |
} |
436 |
||
437 |
||
438 |
// _ineg, _lneg, _fneg, _dneg |
|
439 |
void LIRGenerator::do_NegateOp(NegateOp* x) { |
|
440 |
LIRItem value(x->x(), this); |
|
441 |
value.load_item(); |
|
442 |
LIR_Opr reg = rlock_result(x); |
|
443 |
__ negate(value.result(), reg); |
|
444 |
} |
|
445 |
||
446 |
||
447 |
||
448 |
// for _fadd, _fmul, _fsub, _fdiv, _frem |
|
449 |
// _dadd, _dmul, _dsub, _ddiv, _drem |
|
450 |
void LIRGenerator::do_ArithmeticOp_FPU(ArithmeticOp* x) { |
|
451 |
switch (x->op()) { |
|
452 |
case Bytecodes::_fadd: |
|
453 |
case Bytecodes::_fmul: |
|
454 |
case Bytecodes::_fsub: |
|
455 |
case Bytecodes::_fdiv: |
|
456 |
case Bytecodes::_dadd: |
|
457 |
case Bytecodes::_dmul: |
|
458 |
case Bytecodes::_dsub: |
|
459 |
case Bytecodes::_ddiv: { |
|
460 |
LIRItem left(x->x(), this); |
|
461 |
LIRItem right(x->y(), this); |
|
462 |
left.load_item(); |
|
463 |
right.load_item(); |
|
464 |
rlock_result(x); |
|
465 |
arithmetic_op_fpu(x->op(), x->operand(), left.result(), right.result(), x->is_strictfp()); |
|
466 |
} |
|
467 |
break; |
|
468 |
||
469 |
case Bytecodes::_frem: |
|
470 |
case Bytecodes::_drem: { |
|
471 |
address entry; |
|
472 |
switch (x->op()) { |
|
473 |
case Bytecodes::_frem: |
|
474 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::frem); |
|
475 |
break; |
|
476 |
case Bytecodes::_drem: |
|
477 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::drem); |
|
478 |
break; |
|
479 |
default: |
|
480 |
ShouldNotReachHere(); |
|
481 |
} |
|
482 |
LIR_Opr result = call_runtime(x->x(), x->y(), entry, x->type(), NULL); |
|
483 |
set_result(x, result); |
|
484 |
} |
|
485 |
break; |
|
486 |
||
487 |
default: ShouldNotReachHere(); |
|
488 |
} |
|
489 |
} |
|
490 |
||
491 |
||
492 |
// for _ladd, _lmul, _lsub, _ldiv, _lrem |
|
493 |
void LIRGenerator::do_ArithmeticOp_Long(ArithmeticOp* x) { |
|
494 |
switch (x->op()) { |
|
495 |
case Bytecodes::_lrem: |
|
496 |
case Bytecodes::_lmul: |
|
497 |
case Bytecodes::_ldiv: { |
|
498 |
||
499 |
if (x->op() == Bytecodes::_ldiv || x->op() == Bytecodes::_lrem) { |
|
500 |
LIRItem right(x->y(), this); |
|
501 |
right.load_item(); |
|
502 |
||
503 |
CodeEmitInfo* info = state_for(x); |
|
504 |
LIR_Opr item = right.result(); |
|
505 |
assert(item->is_register(), "must be"); |
|
506 |
__ cmp(lir_cond_equal, item, LIR_OprFact::longConst(0)); |
|
507 |
__ branch(lir_cond_equal, T_LONG, new DivByZeroStub(info)); |
|
508 |
} |
|
509 |
||
510 |
address entry; |
|
511 |
switch (x->op()) { |
|
512 |
case Bytecodes::_lrem: |
|
513 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::lrem); |
|
514 |
break; // check if dividend is 0 is done elsewhere |
|
515 |
case Bytecodes::_ldiv: |
|
516 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::ldiv); |
|
517 |
break; // check if dividend is 0 is done elsewhere |
|
518 |
case Bytecodes::_lmul: |
|
519 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::lmul); |
|
520 |
break; |
|
521 |
default: |
|
522 |
ShouldNotReachHere(); |
|
523 |
} |
|
524 |
||
525 |
// order of arguments to runtime call is reversed. |
|
526 |
LIR_Opr result = call_runtime(x->y(), x->x(), entry, x->type(), NULL); |
|
527 |
set_result(x, result); |
|
528 |
break; |
|
529 |
} |
|
530 |
case Bytecodes::_ladd: |
|
531 |
case Bytecodes::_lsub: { |
|
532 |
LIRItem left(x->x(), this); |
|
533 |
LIRItem right(x->y(), this); |
|
534 |
left.load_item(); |
|
535 |
right.load_item(); |
|
536 |
rlock_result(x); |
|
537 |
||
538 |
arithmetic_op_long(x->op(), x->operand(), left.result(), right.result(), NULL); |
|
539 |
break; |
|
540 |
} |
|
541 |
default: ShouldNotReachHere(); |
|
542 |
} |
|
543 |
} |
|
544 |
||
545 |
||
546 |
// Returns if item is an int constant that can be represented by a simm13 |
|
547 |
static bool is_simm13(LIR_Opr item) { |
|
548 |
if (item->is_constant() && item->type() == T_INT) { |
|
549 |
return Assembler::is_simm13(item->as_constant_ptr()->as_jint()); |
|
550 |
} else { |
|
551 |
return false; |
|
552 |
} |
|
553 |
} |
|
554 |
||
555 |
||
556 |
// for: _iadd, _imul, _isub, _idiv, _irem |
|
557 |
void LIRGenerator::do_ArithmeticOp_Int(ArithmeticOp* x) { |
|
558 |
bool is_div_rem = x->op() == Bytecodes::_idiv || x->op() == Bytecodes::_irem; |
|
559 |
LIRItem left(x->x(), this); |
|
560 |
LIRItem right(x->y(), this); |
|
561 |
// missing test if instr is commutative and if we should swap |
|
562 |
right.load_nonconstant(); |
|
563 |
assert(right.is_constant() || right.is_register(), "wrong state of right"); |
|
564 |
left.load_item(); |
|
565 |
rlock_result(x); |
|
566 |
if (is_div_rem) { |
|
567 |
CodeEmitInfo* info = state_for(x); |
|
568 |
LIR_Opr tmp = FrameMap::G1_opr; |
|
569 |
if (x->op() == Bytecodes::_irem) { |
|
570 |
__ irem(left.result(), right.result(), x->operand(), tmp, info); |
|
571 |
} else if (x->op() == Bytecodes::_idiv) { |
|
572 |
__ idiv(left.result(), right.result(), x->operand(), tmp, info); |
|
573 |
} |
|
574 |
} else { |
|
575 |
arithmetic_op_int(x->op(), x->operand(), left.result(), right.result(), FrameMap::G1_opr); |
|
576 |
} |
|
577 |
} |
|
578 |
||
579 |
||
580 |
void LIRGenerator::do_ArithmeticOp(ArithmeticOp* x) { |
|
581 |
ValueTag tag = x->type()->tag(); |
|
582 |
assert(x->x()->type()->tag() == tag && x->y()->type()->tag() == tag, "wrong parameters"); |
|
583 |
switch (tag) { |
|
584 |
case floatTag: |
|
585 |
case doubleTag: do_ArithmeticOp_FPU(x); return; |
|
586 |
case longTag: do_ArithmeticOp_Long(x); return; |
|
587 |
case intTag: do_ArithmeticOp_Int(x); return; |
|
588 |
} |
|
589 |
ShouldNotReachHere(); |
|
590 |
} |
|
591 |
||
592 |
||
593 |
// _ishl, _lshl, _ishr, _lshr, _iushr, _lushr |
|
594 |
void LIRGenerator::do_ShiftOp(ShiftOp* x) { |
|
595 |
LIRItem value(x->x(), this); |
|
596 |
LIRItem count(x->y(), this); |
|
597 |
// Long shift destroys count register |
|
598 |
if (value.type()->is_long()) { |
|
599 |
count.set_destroys_register(); |
|
600 |
} |
|
601 |
value.load_item(); |
|
602 |
// the old backend doesn't support this |
|
603 |
if (count.is_constant() && count.type()->as_IntConstant() != NULL && value.type()->is_int()) { |
|
604 |
jint c = count.get_jint_constant() & 0x1f; |
|
605 |
assert(c >= 0 && c < 32, "should be small"); |
|
606 |
count.dont_load_item(); |
|
607 |
} else { |
|
608 |
count.load_item(); |
|
609 |
} |
|
610 |
LIR_Opr reg = rlock_result(x); |
|
611 |
shift_op(x->op(), reg, value.result(), count.result(), LIR_OprFact::illegalOpr); |
|
612 |
} |
|
613 |
||
614 |
||
615 |
// _iand, _land, _ior, _lor, _ixor, _lxor |
|
616 |
void LIRGenerator::do_LogicOp(LogicOp* x) { |
|
617 |
LIRItem left(x->x(), this); |
|
618 |
LIRItem right(x->y(), this); |
|
619 |
||
620 |
left.load_item(); |
|
621 |
right.load_nonconstant(); |
|
622 |
LIR_Opr reg = rlock_result(x); |
|
623 |
||
624 |
logic_op(x->op(), reg, left.result(), right.result()); |
|
625 |
} |
|
626 |
||
627 |
||
628 |
||
629 |
// _lcmp, _fcmpl, _fcmpg, _dcmpl, _dcmpg |
|
630 |
void LIRGenerator::do_CompareOp(CompareOp* x) { |
|
631 |
LIRItem left(x->x(), this); |
|
632 |
LIRItem right(x->y(), this); |
|
633 |
left.load_item(); |
|
634 |
right.load_item(); |
|
635 |
LIR_Opr reg = rlock_result(x); |
|
636 |
if (x->x()->type()->is_float_kind()) { |
|
637 |
Bytecodes::Code code = x->op(); |
|
638 |
__ fcmp2int(left.result(), right.result(), reg, (code == Bytecodes::_fcmpl || code == Bytecodes::_dcmpl)); |
|
639 |
} else if (x->x()->type()->tag() == longTag) { |
|
640 |
__ lcmp2int(left.result(), right.result(), reg); |
|
641 |
} else { |
|
642 |
Unimplemented(); |
|
643 |
} |
|
644 |
} |
|
645 |
||
646 |
||
647 |
void LIRGenerator::do_CompareAndSwap(Intrinsic* x, ValueType* type) { |
|
648 |
assert(x->number_of_arguments() == 4, "wrong type"); |
|
649 |
LIRItem obj (x->argument_at(0), this); // object |
|
650 |
LIRItem offset(x->argument_at(1), this); // offset of field |
|
651 |
LIRItem cmp (x->argument_at(2), this); // value to compare with field |
|
652 |
LIRItem val (x->argument_at(3), this); // replace field with val if matches cmp |
|
653 |
||
654 |
// Use temps to avoid kills |
|
655 |
LIR_Opr t1 = FrameMap::G1_opr; |
|
656 |
LIR_Opr t2 = FrameMap::G3_opr; |
|
6970 | 657 |
LIR_Opr addr = new_pointer_register(); |
1 | 658 |
|
659 |
// get address of field |
|
660 |
obj.load_item(); |
|
661 |
offset.load_item(); |
|
662 |
cmp.load_item(); |
|
663 |
val.load_item(); |
|
664 |
||
665 |
__ add(obj.result(), offset.result(), addr); |
|
666 |
||
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
667 |
if (type == objectType) { // Write-barrier needed for Object fields. |
9176
42d9d1010f38
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
7713
diff
changeset
|
668 |
pre_barrier(addr, LIR_OprFact::illegalOpr /* pre_val */, |
42d9d1010f38
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
7713
diff
changeset
|
669 |
true /* do_load */, false /* patch */, NULL); |
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
670 |
} |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
671 |
|
1 | 672 |
if (type == objectType) |
673 |
__ cas_obj(addr, cmp.result(), val.result(), t1, t2); |
|
674 |
else if (type == intType) |
|
675 |
__ cas_int(addr, cmp.result(), val.result(), t1, t2); |
|
676 |
else if (type == longType) |
|
677 |
__ cas_long(addr, cmp.result(), val.result(), t1, t2); |
|
678 |
else { |
|
679 |
ShouldNotReachHere(); |
|
680 |
} |
|
681 |
// generate conditional move of boolean result |
|
682 |
LIR_Opr result = rlock_result(x); |
|
7713
1e06d2419258
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
7397
diff
changeset
|
683 |
__ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0), |
1e06d2419258
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
7397
diff
changeset
|
684 |
result, as_BasicType(type)); |
1 | 685 |
if (type == objectType) { // Write-barrier needed for Object fields. |
3172
ad4ba6ce75a5
6849574: VM crash using NonBlockingHashMap (high_scale_lib)
never
parents:
1394
diff
changeset
|
686 |
// Precise card mark since could either be object or array |
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
687 |
post_barrier(addr, val.result()); |
1 | 688 |
} |
689 |
} |
|
690 |
||
691 |
||
692 |
void LIRGenerator::do_MathIntrinsic(Intrinsic* x) { |
|
693 |
switch (x->id()) { |
|
694 |
case vmIntrinsics::_dabs: |
|
695 |
case vmIntrinsics::_dsqrt: { |
|
696 |
assert(x->number_of_arguments() == 1, "wrong type"); |
|
697 |
LIRItem value(x->argument_at(0), this); |
|
698 |
value.load_item(); |
|
699 |
LIR_Opr dst = rlock_result(x); |
|
700 |
||
701 |
switch (x->id()) { |
|
702 |
case vmIntrinsics::_dsqrt: { |
|
703 |
__ sqrt(value.result(), dst, LIR_OprFact::illegalOpr); |
|
704 |
break; |
|
705 |
} |
|
706 |
case vmIntrinsics::_dabs: { |
|
707 |
__ abs(value.result(), dst, LIR_OprFact::illegalOpr); |
|
708 |
break; |
|
709 |
} |
|
710 |
} |
|
711 |
break; |
|
712 |
} |
|
713 |
case vmIntrinsics::_dlog10: // fall through |
|
714 |
case vmIntrinsics::_dlog: // fall through |
|
715 |
case vmIntrinsics::_dsin: // fall through |
|
716 |
case vmIntrinsics::_dtan: // fall through |
|
12739
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
717 |
case vmIntrinsics::_dcos: // fall through |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
718 |
case vmIntrinsics::_dexp: { |
1 | 719 |
assert(x->number_of_arguments() == 1, "wrong type"); |
720 |
||
721 |
address runtime_entry = NULL; |
|
722 |
switch (x->id()) { |
|
723 |
case vmIntrinsics::_dsin: |
|
724 |
runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dsin); |
|
725 |
break; |
|
726 |
case vmIntrinsics::_dcos: |
|
727 |
runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dcos); |
|
728 |
break; |
|
729 |
case vmIntrinsics::_dtan: |
|
730 |
runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dtan); |
|
731 |
break; |
|
732 |
case vmIntrinsics::_dlog: |
|
733 |
runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dlog); |
|
734 |
break; |
|
735 |
case vmIntrinsics::_dlog10: |
|
736 |
runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dlog10); |
|
737 |
break; |
|
12739
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
738 |
case vmIntrinsics::_dexp: |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
739 |
runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dexp); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
740 |
break; |
1 | 741 |
default: |
742 |
ShouldNotReachHere(); |
|
743 |
} |
|
744 |
||
745 |
LIR_Opr result = call_runtime(x->argument_at(0), runtime_entry, x->type(), NULL); |
|
746 |
set_result(x, result); |
|
12739
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
747 |
break; |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
748 |
} |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
749 |
case vmIntrinsics::_dpow: { |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
750 |
assert(x->number_of_arguments() == 2, "wrong type"); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
751 |
address runtime_entry = CAST_FROM_FN_PTR(address, SharedRuntime::dpow); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
752 |
LIR_Opr result = call_runtime(x->argument_at(0), x->argument_at(1), runtime_entry, x->type(), NULL); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
753 |
set_result(x, result); |
09f26b73ae66
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
10562
diff
changeset
|
754 |
break; |
1 | 755 |
} |
756 |
} |
|
757 |
} |
|
758 |
||
759 |
||
760 |
void LIRGenerator::do_ArrayCopy(Intrinsic* x) { |
|
761 |
assert(x->number_of_arguments() == 5, "wrong type"); |
|
3683
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
762 |
|
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
763 |
// Make all state_for calls early since they can emit code |
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
764 |
CodeEmitInfo* info = state_for(x, x->state()); |
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
765 |
|
1 | 766 |
// Note: spill caller save before setting the item |
767 |
LIRItem src (x->argument_at(0), this); |
|
768 |
LIRItem src_pos (x->argument_at(1), this); |
|
769 |
LIRItem dst (x->argument_at(2), this); |
|
770 |
LIRItem dst_pos (x->argument_at(3), this); |
|
771 |
LIRItem length (x->argument_at(4), this); |
|
772 |
// load all values in callee_save_registers, as this makes the |
|
773 |
// parameter passing to the fast case simpler |
|
774 |
src.load_item_force (rlock_callee_saved(T_OBJECT)); |
|
775 |
src_pos.load_item_force (rlock_callee_saved(T_INT)); |
|
776 |
dst.load_item_force (rlock_callee_saved(T_OBJECT)); |
|
777 |
dst_pos.load_item_force (rlock_callee_saved(T_INT)); |
|
778 |
length.load_item_force (rlock_callee_saved(T_INT)); |
|
779 |
||
780 |
int flags; |
|
781 |
ciArrayKlass* expected_type; |
|
782 |
arraycopy_helper(x, &flags, &expected_type); |
|
783 |
||
784 |
__ arraycopy(src.result(), src_pos.result(), dst.result(), dst_pos.result(), |
|
785 |
length.result(), rlock_callee_saved(T_INT), |
|
786 |
expected_type, flags, info); |
|
787 |
set_no_result(x); |
|
788 |
} |
|
789 |
||
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
16611
diff
changeset
|
790 |
void LIRGenerator::do_update_CRC32(Intrinsic* x) { |
34205 | 791 |
// Make all state_for calls early since they can emit code |
792 |
LIR_Opr result = rlock_result(x); |
|
793 |
int flags = 0; |
|
794 |
switch (x->id()) { |
|
795 |
case vmIntrinsics::_updateCRC32: { |
|
796 |
LIRItem crc(x->argument_at(0), this); |
|
797 |
LIRItem val(x->argument_at(1), this); |
|
798 |
// val is destroyed by update_crc32 |
|
799 |
val.set_destroys_register(); |
|
800 |
crc.load_item(); |
|
801 |
val.load_item(); |
|
802 |
__ update_crc32(crc.result(), val.result(), result); |
|
803 |
break; |
|
804 |
} |
|
805 |
case vmIntrinsics::_updateBytesCRC32: |
|
806 |
case vmIntrinsics::_updateByteBufferCRC32: { |
|
807 |
||
808 |
bool is_updateBytes = (x->id() == vmIntrinsics::_updateBytesCRC32); |
|
809 |
||
810 |
LIRItem crc(x->argument_at(0), this); |
|
811 |
LIRItem buf(x->argument_at(1), this); |
|
812 |
LIRItem off(x->argument_at(2), this); |
|
813 |
LIRItem len(x->argument_at(3), this); |
|
814 |
||
815 |
buf.load_item(); |
|
816 |
off.load_nonconstant(); |
|
817 |
||
818 |
LIR_Opr index = off.result(); |
|
819 |
int offset = is_updateBytes ? arrayOopDesc::base_offset_in_bytes(T_BYTE) : 0; |
|
820 |
if(off.result()->is_constant()) { |
|
821 |
index = LIR_OprFact::illegalOpr; |
|
822 |
offset += off.result()->as_jint(); |
|
823 |
} |
|
824 |
||
825 |
LIR_Opr base_op = buf.result(); |
|
826 |
||
827 |
if (index->is_valid()) { |
|
828 |
LIR_Opr tmp = new_register(T_LONG); |
|
829 |
__ convert(Bytecodes::_i2l, index, tmp); |
|
830 |
index = tmp; |
|
831 |
if (index->is_constant()) { |
|
832 |
offset += index->as_constant_ptr()->as_jint(); |
|
833 |
index = LIR_OprFact::illegalOpr; |
|
834 |
} else if (index->is_register()) { |
|
835 |
LIR_Opr tmp2 = new_register(T_LONG); |
|
836 |
LIR_Opr tmp3 = new_register(T_LONG); |
|
837 |
__ move(base_op, tmp2); |
|
838 |
__ move(index, tmp3); |
|
839 |
__ add(tmp2, tmp3, tmp2); |
|
840 |
base_op = tmp2; |
|
841 |
} else { |
|
842 |
ShouldNotReachHere(); |
|
843 |
} |
|
844 |
} |
|
845 |
||
846 |
LIR_Address* a = new LIR_Address(base_op, offset, T_BYTE); |
|
847 |
||
848 |
BasicTypeList signature(3); |
|
849 |
signature.append(T_INT); |
|
850 |
signature.append(T_ADDRESS); |
|
851 |
signature.append(T_INT); |
|
852 |
CallingConvention* cc = frame_map()->c_calling_convention(&signature); |
|
853 |
const LIR_Opr result_reg = result_register_for(x->type()); |
|
854 |
||
855 |
LIR_Opr addr = new_pointer_register(); |
|
856 |
__ leal(LIR_OprFact::address(a), addr); |
|
857 |
||
858 |
crc.load_item_force(cc->at(0)); |
|
859 |
__ move(addr, cc->at(1)); |
|
860 |
len.load_item_force(cc->at(2)); |
|
861 |
||
862 |
__ call_runtime_leaf(StubRoutines::updateBytesCRC32(), getThreadTemp(), result_reg, cc->args()); |
|
863 |
__ move(result_reg, result); |
|
864 |
||
865 |
break; |
|
866 |
} |
|
867 |
default: { |
|
868 |
ShouldNotReachHere(); |
|
869 |
} |
|
870 |
} |
|
18507
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
16611
diff
changeset
|
871 |
} |
61bfc8995bb3
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
16611
diff
changeset
|
872 |
|
38237
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
873 |
void LIRGenerator::do_update_CRC32C(Intrinsic* x) { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
874 |
// Make all state_for calls early since they can emit code |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
875 |
LIR_Opr result = rlock_result(x); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
876 |
int flags = 0; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
877 |
switch (x->id()) { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
878 |
case vmIntrinsics::_updateBytesCRC32C: |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
879 |
case vmIntrinsics::_updateDirectByteBufferCRC32C: { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
880 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
881 |
bool is_updateBytes = (x->id() == vmIntrinsics::_updateBytesCRC32C); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
882 |
int array_offset = is_updateBytes ? arrayOopDesc::base_offset_in_bytes(T_BYTE) : 0; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
883 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
884 |
LIRItem crc(x->argument_at(0), this); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
885 |
LIRItem buf(x->argument_at(1), this); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
886 |
LIRItem off(x->argument_at(2), this); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
887 |
LIRItem end(x->argument_at(3), this); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
888 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
889 |
buf.load_item(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
890 |
off.load_nonconstant(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
891 |
end.load_nonconstant(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
892 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
893 |
// len = end - off |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
894 |
LIR_Opr len = end.result(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
895 |
LIR_Opr tmpA = new_register(T_INT); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
896 |
LIR_Opr tmpB = new_register(T_INT); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
897 |
__ move(end.result(), tmpA); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
898 |
__ move(off.result(), tmpB); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
899 |
__ sub(tmpA, tmpB, tmpA); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
900 |
len = tmpA; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
901 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
902 |
LIR_Opr index = off.result(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
903 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
904 |
if(off.result()->is_constant()) { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
905 |
index = LIR_OprFact::illegalOpr; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
906 |
array_offset += off.result()->as_jint(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
907 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
908 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
909 |
LIR_Opr base_op = buf.result(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
910 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
911 |
if (index->is_valid()) { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
912 |
LIR_Opr tmp = new_register(T_LONG); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
913 |
__ convert(Bytecodes::_i2l, index, tmp); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
914 |
index = tmp; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
915 |
if (index->is_constant()) { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
916 |
array_offset += index->as_constant_ptr()->as_jint(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
917 |
index = LIR_OprFact::illegalOpr; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
918 |
} else if (index->is_register()) { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
919 |
LIR_Opr tmp2 = new_register(T_LONG); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
920 |
LIR_Opr tmp3 = new_register(T_LONG); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
921 |
__ move(base_op, tmp2); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
922 |
__ move(index, tmp3); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
923 |
__ add(tmp2, tmp3, tmp2); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
924 |
base_op = tmp2; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
925 |
} else { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
926 |
ShouldNotReachHere(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
927 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
928 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
929 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
930 |
LIR_Address* a = new LIR_Address(base_op, array_offset, T_BYTE); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
931 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
932 |
BasicTypeList signature(3); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
933 |
signature.append(T_INT); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
934 |
signature.append(T_ADDRESS); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
935 |
signature.append(T_INT); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
936 |
CallingConvention* cc = frame_map()->c_calling_convention(&signature); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
937 |
const LIR_Opr result_reg = result_register_for(x->type()); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
938 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
939 |
LIR_Opr addr = new_pointer_register(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
940 |
__ leal(LIR_OprFact::address(a), addr); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
941 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
942 |
crc.load_item_force(cc->at(0)); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
943 |
__ move(addr, cc->at(1)); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
944 |
__ move(len, cc->at(2)); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
945 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
946 |
__ call_runtime_leaf(StubRoutines::updateBytesCRC32C(), getThreadTemp(), result_reg, cc->args()); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
947 |
__ move(result_reg, result); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
948 |
|
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
949 |
break; |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
950 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
951 |
default: { |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
952 |
ShouldNotReachHere(); |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
953 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
954 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
955 |
} |
d972e3a2df53
8155162: java.util.zip.CRC32C Interpreter/C1 intrinsics support on SPARC
kvn
parents:
38031
diff
changeset
|
956 |
|
41323 | 957 |
void LIRGenerator::do_FmaIntrinsic(Intrinsic* x) { |
958 |
fatal("FMA intrinsic is not implemented on this platform"); |
|
959 |
} |
|
960 |
||
38238
1bbcc430c78d
8151268: Wire up the x86 _vectorizedMismatch stub routine in C1
psandoz
parents:
38237
diff
changeset
|
961 |
void LIRGenerator::do_vectorizedMismatch(Intrinsic* x) { |
1bbcc430c78d
8151268: Wire up the x86 _vectorizedMismatch stub routine in C1
psandoz
parents:
38237
diff
changeset
|
962 |
fatal("vectorizedMismatch intrinsic is not implemented on this platform"); |
1bbcc430c78d
8151268: Wire up the x86 _vectorizedMismatch stub routine in C1
psandoz
parents:
38237
diff
changeset
|
963 |
} |
1bbcc430c78d
8151268: Wire up the x86 _vectorizedMismatch stub routine in C1
psandoz
parents:
38237
diff
changeset
|
964 |
|
1 | 965 |
// _i2l, _i2f, _i2d, _l2i, _l2f, _l2d, _f2i, _f2l, _f2d, _d2i, _d2l, _d2f |
966 |
// _i2b, _i2c, _i2s |
|
967 |
void LIRGenerator::do_Convert(Convert* x) { |
|
968 |
||
969 |
switch (x->op()) { |
|
970 |
case Bytecodes::_f2l: |
|
971 |
case Bytecodes::_d2l: |
|
972 |
case Bytecodes::_d2i: |
|
973 |
case Bytecodes::_l2f: |
|
974 |
case Bytecodes::_l2d: { |
|
975 |
||
976 |
address entry; |
|
977 |
switch (x->op()) { |
|
978 |
case Bytecodes::_l2f: |
|
979 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::l2f); |
|
980 |
break; |
|
981 |
case Bytecodes::_l2d: |
|
982 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::l2d); |
|
983 |
break; |
|
984 |
case Bytecodes::_f2l: |
|
985 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::f2l); |
|
986 |
break; |
|
987 |
case Bytecodes::_d2l: |
|
988 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::d2l); |
|
989 |
break; |
|
990 |
case Bytecodes::_d2i: |
|
991 |
entry = CAST_FROM_FN_PTR(address, SharedRuntime::d2i); |
|
992 |
break; |
|
993 |
default: |
|
994 |
ShouldNotReachHere(); |
|
995 |
} |
|
996 |
LIR_Opr result = call_runtime(x->value(), entry, x->type(), NULL); |
|
997 |
set_result(x, result); |
|
998 |
break; |
|
999 |
} |
|
1000 |
||
1001 |
case Bytecodes::_i2f: |
|
1002 |
case Bytecodes::_i2d: { |
|
1003 |
LIRItem value(x->value(), this); |
|
1004 |
||
1005 |
LIR_Opr reg = rlock_result(x); |
|
1006 |
// To convert an int to double, we need to load the 32-bit int |
|
1007 |
// from memory into a single precision floating point register |
|
1008 |
// (even numbered). Then the sparc fitod instruction takes care |
|
1009 |
// of the conversion. This is a bit ugly, but is the best way to |
|
1010 |
// get the int value in a single precision floating point register |
|
1011 |
value.load_item(); |
|
1012 |
LIR_Opr tmp = force_to_spill(value.result(), T_FLOAT); |
|
1013 |
__ convert(x->op(), tmp, reg); |
|
1014 |
break; |
|
1015 |
} |
|
1016 |
break; |
|
1017 |
||
1018 |
case Bytecodes::_i2l: |
|
1019 |
case Bytecodes::_i2b: |
|
1020 |
case Bytecodes::_i2c: |
|
1021 |
case Bytecodes::_i2s: |
|
1022 |
case Bytecodes::_l2i: |
|
1023 |
case Bytecodes::_f2d: |
|
1024 |
case Bytecodes::_d2f: { // inline code |
|
1025 |
LIRItem value(x->value(), this); |
|
1026 |
||
1027 |
value.load_item(); |
|
1028 |
LIR_Opr reg = rlock_result(x); |
|
1029 |
__ convert(x->op(), value.result(), reg, false); |
|
1030 |
} |
|
1031 |
break; |
|
1032 |
||
1033 |
case Bytecodes::_f2i: { |
|
1034 |
LIRItem value (x->value(), this); |
|
1035 |
value.set_destroys_register(); |
|
1036 |
value.load_item(); |
|
1037 |
LIR_Opr reg = rlock_result(x); |
|
1038 |
set_vreg_flag(reg, must_start_in_memory); |
|
1039 |
__ convert(x->op(), value.result(), reg, false); |
|
1040 |
} |
|
1041 |
break; |
|
1042 |
||
1043 |
default: ShouldNotReachHere(); |
|
1044 |
} |
|
1045 |
} |
|
1046 |
||
1047 |
||
1048 |
void LIRGenerator::do_NewInstance(NewInstance* x) { |
|
24933
c16c7a4ac386
8031994: java/lang/Character/CheckProp test times out
rbackman
parents:
24677
diff
changeset
|
1049 |
print_if_not_loaded(x); |
c16c7a4ac386
8031994: java/lang/Character/CheckProp test times out
rbackman
parents:
24677
diff
changeset
|
1050 |
|
1 | 1051 |
// This instruction can be deoptimized in the slow path : use |
1052 |
// O0 as result register. |
|
1053 |
const LIR_Opr reg = result_register_for(x->type()); |
|
24933
c16c7a4ac386
8031994: java/lang/Character/CheckProp test times out
rbackman
parents:
24677
diff
changeset
|
1054 |
|
1 | 1055 |
CodeEmitInfo* info = state_for(x, x->state()); |
1056 |
LIR_Opr tmp1 = FrameMap::G1_oop_opr; |
|
1057 |
LIR_Opr tmp2 = FrameMap::G3_oop_opr; |
|
1058 |
LIR_Opr tmp3 = FrameMap::G4_oop_opr; |
|
1059 |
LIR_Opr tmp4 = FrameMap::O1_oop_opr; |
|
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1060 |
LIR_Opr klass_reg = FrameMap::G5_metadata_opr; |
24933
c16c7a4ac386
8031994: java/lang/Character/CheckProp test times out
rbackman
parents:
24677
diff
changeset
|
1061 |
new_instance(reg, x->klass(), x->is_unresolved(), tmp1, tmp2, tmp3, tmp4, klass_reg, info); |
1 | 1062 |
LIR_Opr result = rlock_result(x); |
1063 |
__ move(reg, result); |
|
1064 |
} |
|
1065 |
||
1066 |
||
1067 |
void LIRGenerator::do_NewTypeArray(NewTypeArray* x) { |
|
3683
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1068 |
// Evaluate state_for early since it may emit code |
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1069 |
CodeEmitInfo* info = state_for(x, x->state()); |
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1070 |
|
1 | 1071 |
LIRItem length(x->length(), this); |
1072 |
length.load_item(); |
|
1073 |
||
1074 |
LIR_Opr reg = result_register_for(x->type()); |
|
1075 |
LIR_Opr tmp1 = FrameMap::G1_oop_opr; |
|
1076 |
LIR_Opr tmp2 = FrameMap::G3_oop_opr; |
|
1077 |
LIR_Opr tmp3 = FrameMap::G4_oop_opr; |
|
1078 |
LIR_Opr tmp4 = FrameMap::O1_oop_opr; |
|
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1079 |
LIR_Opr klass_reg = FrameMap::G5_metadata_opr; |
1 | 1080 |
LIR_Opr len = length.result(); |
1081 |
BasicType elem_type = x->elt_type(); |
|
1082 |
||
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1083 |
__ metadata2reg(ciTypeArrayKlass::make(elem_type)->constant_encoding(), klass_reg); |
1 | 1084 |
|
1085 |
CodeStub* slow_path = new NewTypeArrayStub(klass_reg, len, reg, info); |
|
1086 |
__ allocate_array(reg, len, tmp1, tmp2, tmp3, tmp4, elem_type, klass_reg, slow_path); |
|
1087 |
||
1088 |
LIR_Opr result = rlock_result(x); |
|
1089 |
__ move(reg, result); |
|
1090 |
} |
|
1091 |
||
1092 |
||
1093 |
void LIRGenerator::do_NewObjectArray(NewObjectArray* x) { |
|
3683
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1094 |
// Evaluate state_for early since it may emit code. |
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1095 |
CodeEmitInfo* info = state_for(x, x->state()); |
1 | 1096 |
// in case of patching (i.e., object class is not yet loaded), we need to reexecute the instruction |
1097 |
// and therefore provide the state before the parameters have been consumed |
|
1098 |
CodeEmitInfo* patching_info = NULL; |
|
1099 |
if (!x->klass()->is_loaded() || PatchALot) { |
|
1100 |
patching_info = state_for(x, x->state_before()); |
|
1101 |
} |
|
1102 |
||
3683
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1103 |
LIRItem length(x->length(), this); |
1 | 1104 |
length.load_item(); |
1105 |
||
1106 |
const LIR_Opr reg = result_register_for(x->type()); |
|
1107 |
LIR_Opr tmp1 = FrameMap::G1_oop_opr; |
|
1108 |
LIR_Opr tmp2 = FrameMap::G3_oop_opr; |
|
1109 |
LIR_Opr tmp3 = FrameMap::G4_oop_opr; |
|
1110 |
LIR_Opr tmp4 = FrameMap::O1_oop_opr; |
|
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1111 |
LIR_Opr klass_reg = FrameMap::G5_metadata_opr; |
1 | 1112 |
LIR_Opr len = length.result(); |
1113 |
||
1114 |
CodeStub* slow_path = new NewObjectArrayStub(klass_reg, len, reg, info); |
|
13728
882756847a04
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
12959
diff
changeset
|
1115 |
ciMetadata* obj = ciObjArrayKlass::make(x->klass()); |
1 | 1116 |
if (obj == ciEnv::unloaded_ciobjarrayklass()) { |
1117 |
BAILOUT("encountered unloaded_ciobjarrayklass due to out of memory error"); |
|
1118 |
} |
|
13728
882756847a04
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
12959
diff
changeset
|
1119 |
klass2reg_with_patching(klass_reg, obj, patching_info); |
1 | 1120 |
__ allocate_array(reg, len, tmp1, tmp2, tmp3, tmp4, T_OBJECT, klass_reg, slow_path); |
1121 |
||
1122 |
LIR_Opr result = rlock_result(x); |
|
1123 |
__ move(reg, result); |
|
1124 |
} |
|
1125 |
||
1126 |
||
1127 |
void LIRGenerator::do_NewMultiArray(NewMultiArray* x) { |
|
1128 |
Values* dims = x->dims(); |
|
1129 |
int i = dims->length(); |
|
38031
e0b822facc03
8149374: Replace C1-specific collection classes with universal collection classes
fzhinkin
parents:
34205
diff
changeset
|
1130 |
LIRItemList* items = new LIRItemList(i, i, NULL); |
1 | 1131 |
while (i-- > 0) { |
1132 |
LIRItem* size = new LIRItem(dims->at(i), this); |
|
1133 |
items->at_put(i, size); |
|
1134 |
} |
|
1135 |
||
3683
bbf665be687c
6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents:
3261
diff
changeset
|
1136 |
// Evaluate state_for early since it may emit code. |
1 | 1137 |
CodeEmitInfo* patching_info = NULL; |
1138 |
if (!x->klass()->is_loaded() || PatchALot) { |
|
1139 |
patching_info = state_for(x, x->state_before()); |
|
1140 |
||
12959
4d33f9be7e87
7174928: JSR 292: unresolved invokedynamic call sites deopt and osr infinitely
twisti
parents:
12957
diff
changeset
|
1141 |
// Cannot re-use same xhandlers for multiple CodeEmitInfos, so |
4d33f9be7e87
7174928: JSR 292: unresolved invokedynamic call sites deopt and osr infinitely
twisti
parents:
12957
diff
changeset
|
1142 |
// clone all handlers (NOTE: Usually this is handled transparently |
4d33f9be7e87
7174928: JSR 292: unresolved invokedynamic call sites deopt and osr infinitely
twisti
parents:
12957
diff
changeset
|
1143 |
// by the CodeEmitInfo cloning logic in CodeStub constructors but |
4d33f9be7e87
7174928: JSR 292: unresolved invokedynamic call sites deopt and osr infinitely
twisti
parents:
12957
diff
changeset
|
1144 |
// is done explicitly here because a stub isn't being used). |
1 | 1145 |
x->set_exception_handlers(new XHandlers(x->exception_handlers())); |
1146 |
} |
|
3688
22b55d147bc1
6875329: fix for 6795465 broke exception handler cloning
never
parents:
3683
diff
changeset
|
1147 |
CodeEmitInfo* info = state_for(x, x->state()); |
1 | 1148 |
|
1149 |
i = dims->length(); |
|
1150 |
while (i-- > 0) { |
|
1151 |
LIRItem* size = items->at(i); |
|
1152 |
size->load_item(); |
|
1153 |
store_stack_parameter (size->result(), |
|
1154 |
in_ByteSize(STACK_BIAS + |
|
1066 | 1155 |
frame::memory_parameter_word_sp_offset * wordSize + |
1156 |
i * sizeof(jint))); |
|
1 | 1157 |
} |
1158 |
||
1159 |
// This instruction can be deoptimized in the slow path : use |
|
1160 |
// O0 as result register. |
|
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1161 |
const LIR_Opr klass_reg = FrameMap::O0_metadata_opr; |
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1162 |
klass2reg_with_patching(klass_reg, x->klass(), patching_info); |
1 | 1163 |
LIR_Opr rank = FrameMap::O1_opr; |
1164 |
__ move(LIR_OprFact::intConst(x->rank()), rank); |
|
1165 |
LIR_Opr varargs = FrameMap::as_pointer_opr(O2); |
|
1166 |
int offset_from_sp = (frame::memory_parameter_word_sp_offset * wordSize) + STACK_BIAS; |
|
1167 |
__ add(FrameMap::SP_opr, |
|
1168 |
LIR_OprFact::intptrConst(offset_from_sp), |
|
1169 |
varargs); |
|
1170 |
LIR_OprList* args = new LIR_OprList(3); |
|
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1171 |
args->append(klass_reg); |
1 | 1172 |
args->append(rank); |
1173 |
args->append(varargs); |
|
13742
9180987e305d
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
13728
diff
changeset
|
1174 |
const LIR_Opr reg = result_register_for(x->type()); |
1 | 1175 |
__ call_runtime(Runtime1::entry_for(Runtime1::new_multi_array_id), |
1176 |
LIR_OprFact::illegalOpr, |
|
1177 |
reg, args, info); |
|
1178 |
||
1179 |
LIR_Opr result = rlock_result(x); |
|
1180 |
__ move(reg, result); |
|
1181 |
} |
|
1182 |
||
1183 |
||
1184 |
void LIRGenerator::do_BlockBegin(BlockBegin* x) { |
|
1185 |
} |
|
1186 |
||
1187 |
||
1188 |
void LIRGenerator::do_CheckCast(CheckCast* x) { |
|
1189 |
LIRItem obj(x->obj(), this); |
|
1190 |
CodeEmitInfo* patching_info = NULL; |
|
1191 |
if (!x->klass()->is_loaded() || (PatchALot && !x->is_incompatible_class_change_check())) { |
|
1192 |
// must do this before locking the destination register as an oop register, |
|
1193 |
// and before the obj is loaded (so x->obj()->item() is valid for creating a debug info location) |
|
1194 |
patching_info = state_for(x, x->state_before()); |
|
1195 |
} |
|
1196 |
obj.load_item(); |
|
1197 |
LIR_Opr out_reg = rlock_result(x); |
|
1198 |
CodeStub* stub; |
|
44738 | 1199 |
CodeEmitInfo* info_for_exception = |
1200 |
(x->needs_exception_state() ? state_for(x) : |
|
1201 |
state_for(x, x->state_before(), true /*ignore_xhandler*/)); |
|
1 | 1202 |
|
1203 |
if (x->is_incompatible_class_change_check()) { |
|
1204 |
assert(patching_info == NULL, "can't patch this"); |
|
1205 |
stub = new SimpleExceptionStub(Runtime1::throw_incompatible_class_change_error_id, LIR_OprFact::illegalOpr, info_for_exception); |
|
44738 | 1206 |
} else if (x->is_invokespecial_receiver_check()) { |
1207 |
assert(patching_info == NULL, "can't patch this"); |
|
1208 |
stub = new DeoptimizeStub(info_for_exception, |
|
1209 |
Deoptimization::Reason_class_check, |
|
1210 |
Deoptimization::Action_none); |
|
1 | 1211 |
} else { |
1212 |
stub = new SimpleExceptionStub(Runtime1::throw_class_cast_exception_id, obj.result(), info_for_exception); |
|
1213 |
} |
|
1214 |
LIR_Opr tmp1 = FrameMap::G1_oop_opr; |
|
1215 |
LIR_Opr tmp2 = FrameMap::G3_oop_opr; |
|
1216 |
LIR_Opr tmp3 = FrameMap::G4_oop_opr; |
|
1217 |
__ checkcast(out_reg, obj.result(), x->klass(), tmp1, tmp2, tmp3, |
|
1218 |
x->direct_compare(), info_for_exception, patching_info, stub, |
|
1219 |
x->profiled_method(), x->profiled_bci()); |
|
1220 |
} |
|
1221 |
||
1222 |
||
1223 |
void LIRGenerator::do_InstanceOf(InstanceOf* x) { |
|
1224 |
LIRItem obj(x->obj(), this); |
|
1225 |
CodeEmitInfo* patching_info = NULL; |
|
1226 |
if (!x->klass()->is_loaded() || PatchALot) { |
|
1227 |
patching_info = state_for(x, x->state_before()); |
|
1228 |
} |
|
1229 |
// ensure the result register is not the input register because the result is initialized before the patching safepoint |
|
1230 |
obj.load_item(); |
|
1231 |
LIR_Opr out_reg = rlock_result(x); |
|
1232 |
LIR_Opr tmp1 = FrameMap::G1_oop_opr; |
|
1233 |
LIR_Opr tmp2 = FrameMap::G3_oop_opr; |
|
1234 |
LIR_Opr tmp3 = FrameMap::G4_oop_opr; |
|
6461
cfc616b49f58
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
6453
diff
changeset
|
1235 |
__ instanceof(out_reg, obj.result(), x->klass(), tmp1, tmp2, tmp3, |
cfc616b49f58
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
6453
diff
changeset
|
1236 |
x->direct_compare(), patching_info, |
cfc616b49f58
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
6453
diff
changeset
|
1237 |
x->profiled_method(), x->profiled_bci()); |
1 | 1238 |
} |
1239 |
||
1240 |
||
1241 |
void LIRGenerator::do_If(If* x) { |
|
1242 |
assert(x->number_of_sux() == 2, "inconsistency"); |
|
1243 |
ValueTag tag = x->x()->type()->tag(); |
|
1244 |
LIRItem xitem(x->x(), this); |
|
1245 |
LIRItem yitem(x->y(), this); |
|
1246 |
LIRItem* xin = &xitem; |
|
1247 |
LIRItem* yin = &yitem; |
|
1248 |
If::Condition cond = x->cond(); |
|
1249 |
||
1250 |
if (tag == longTag) { |
|
1251 |
// for longs, only conditions "eql", "neq", "lss", "geq" are valid; |
|
1252 |
// mirror for other conditions |
|
1253 |
if (cond == If::gtr || cond == If::leq) { |
|
1254 |
// swap inputs |
|
1255 |
cond = Instruction::mirror(cond); |
|
1256 |
xin = &yitem; |
|
1257 |
yin = &xitem; |
|
1258 |
} |
|
1259 |
xin->set_destroys_register(); |
|
1260 |
} |
|
1261 |
||
1262 |
LIR_Opr left = LIR_OprFact::illegalOpr; |
|
1263 |
LIR_Opr right = LIR_OprFact::illegalOpr; |
|
1264 |
||
1265 |
xin->load_item(); |
|
1266 |
left = xin->result(); |
|
1267 |
||
1268 |
if (is_simm13(yin->result())) { |
|
1269 |
// inline int constants which are small enough to be immediate operands |
|
1270 |
right = LIR_OprFact::value_type(yin->value()->type()); |
|
1271 |
} else if (tag == longTag && yin->is_constant() && yin->get_jlong_constant() == 0 && |
|
1272 |
(cond == If::eql || cond == If::neq)) { |
|
1273 |
// inline long zero |
|
1274 |
right = LIR_OprFact::value_type(yin->value()->type()); |
|
1275 |
} else if (tag == objectTag && yin->is_constant() && (yin->get_jobject_constant()->is_null_object())) { |
|
1276 |
right = LIR_OprFact::value_type(yin->value()->type()); |
|
1277 |
} else { |
|
1278 |
yin->load_item(); |
|
1279 |
right = yin->result(); |
|
1280 |
} |
|
1281 |
set_no_result(x); |
|
1282 |
||
1283 |
// add safepoint before generating condition code so it can be recomputed |
|
1284 |
if (x->is_safepoint()) { |
|
1285 |
// increment backedge counter if needed |
|
6453 | 1286 |
increment_backedge_counter(state_for(x, x->state_before()), x->profiled_bci()); |
1 | 1287 |
__ safepoint(new_register(T_INT), state_for(x, x->state_before())); |
1288 |
} |
|
1289 |
||
1290 |
__ cmp(lir_cond(cond), left, right); |
|
6453 | 1291 |
// Generate branch profiling. Profiling code doesn't kill flags. |
1 | 1292 |
profile_branch(x, cond); |
1293 |
move_to_phi(x->state()); |
|
1294 |
if (x->x()->type()->is_float_kind()) { |
|
1295 |
__ branch(lir_cond(cond), right->type(), x->tsux(), x->usux()); |
|
1296 |
} else { |
|
1297 |
__ branch(lir_cond(cond), right->type(), x->tsux()); |
|
1298 |
} |
|
1299 |
assert(x->default_sux() == x->fsux(), "wrong destination above"); |
|
1300 |
__ jump(x->default_sux()); |
|
1301 |
} |
|
1302 |
||
1303 |
||
1304 |
LIR_Opr LIRGenerator::getThreadPointer() { |
|
1305 |
return FrameMap::as_pointer_opr(G2); |
|
1306 |
} |
|
1307 |
||
1308 |
||
1309 |
void LIRGenerator::trace_block_entry(BlockBegin* block) { |
|
1310 |
__ move(LIR_OprFact::intConst(block->block_id()), FrameMap::O0_opr); |
|
1311 |
LIR_OprList* args = new LIR_OprList(1); |
|
1312 |
args->append(FrameMap::O0_opr); |
|
1313 |
address func = CAST_FROM_FN_PTR(address, Runtime1::trace_block_entry); |
|
1314 |
__ call_runtime_leaf(func, rlock_callee_saved(T_INT), LIR_OprFact::illegalOpr, args); |
|
1315 |
} |
|
1316 |
||
1317 |
||
1318 |
void LIRGenerator::volatile_field_store(LIR_Opr value, LIR_Address* address, |
|
1319 |
CodeEmitInfo* info) { |
|
1320 |
#ifdef _LP64 |
|
1321 |
__ store(value, address, info); |
|
1322 |
#else |
|
1323 |
__ volatile_store_mem_reg(value, address, info); |
|
1324 |
#endif |
|
1325 |
} |
|
1326 |
||
1327 |
void LIRGenerator::volatile_field_load(LIR_Address* address, LIR_Opr result, |
|
1328 |
CodeEmitInfo* info) { |
|
1329 |
#ifdef _LP64 |
|
1330 |
__ load(address, result, info); |
|
1331 |
#else |
|
1332 |
__ volatile_load_mem_reg(address, result, info); |
|
1333 |
#endif |
|
1334 |
} |
|
1335 |
||
1336 |
||
1337 |
void LIRGenerator::put_Object_unsafe(LIR_Opr src, LIR_Opr offset, LIR_Opr data, |
|
1338 |
BasicType type, bool is_volatile) { |
|
1339 |
LIR_Opr base_op = src; |
|
1340 |
LIR_Opr index_op = offset; |
|
1341 |
||
1342 |
bool is_obj = (type == T_ARRAY || type == T_OBJECT); |
|
1343 |
#ifndef _LP64 |
|
1344 |
if (is_volatile && type == T_LONG) { |
|
1345 |
__ volatile_store_unsafe_reg(data, src, offset, type, NULL, lir_patch_none); |
|
1346 |
} else |
|
1347 |
#endif |
|
1348 |
{ |
|
1349 |
if (type == T_BOOLEAN) { |
|
1350 |
type = T_BYTE; |
|
1351 |
} |
|
1352 |
LIR_Address* addr; |
|
1353 |
if (type == T_ARRAY || type == T_OBJECT) { |
|
1354 |
LIR_Opr tmp = new_pointer_register(); |
|
1355 |
__ add(base_op, index_op, tmp); |
|
5695 | 1356 |
addr = new LIR_Address(tmp, type); |
1 | 1357 |
} else { |
1358 |
addr = new LIR_Address(base_op, index_op, type); |
|
1359 |
} |
|
1360 |
||
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
1361 |
if (is_obj) { |
9176
42d9d1010f38
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
7713
diff
changeset
|
1362 |
pre_barrier(LIR_OprFact::address(addr), LIR_OprFact::illegalOpr /* pre_val */, |
42d9d1010f38
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
7713
diff
changeset
|
1363 |
true /* do_load */, false /* patch */, NULL); |
1374
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
1364 |
// _bs->c1_write_barrier_pre(this, LIR_OprFact::address(addr)); |
4c24294029a9
6711316: Open source the Garbage-First garbage collector
ysr
parents:
202
diff
changeset
|
1365 |
} |
1 | 1366 |
__ move(data, addr); |
1367 |
if (is_obj) { |
|
1368 |
// This address is precise |
|
1369 |
post_barrier(LIR_OprFact::address(addr), data); |
|
1370 |
} |
|
1371 |
} |
|
1372 |
} |
|
1373 |
||
1374 |
||
1375 |
void LIRGenerator::get_Object_unsafe(LIR_Opr dst, LIR_Opr src, LIR_Opr offset, |
|
1376 |
BasicType type, bool is_volatile) { |
|
1377 |
#ifndef _LP64 |
|
1378 |
if (is_volatile && type == T_LONG) { |
|
1379 |
__ volatile_load_unsafe_reg(src, offset, dst, type, NULL, lir_patch_none); |
|
1380 |
} else |
|
1381 |
#endif |
|
1382 |
{ |
|
1383 |
LIR_Address* addr = new LIR_Address(src, offset, type); |
|
1384 |
__ load(addr, dst); |
|
1385 |
} |
|
1386 |
} |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1387 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1388 |
void LIRGenerator::do_UnsafeGetAndSetObject(UnsafeGetAndSetObject* x) { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1389 |
BasicType type = x->basic_type(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1390 |
LIRItem src(x->object(), this); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1391 |
LIRItem off(x->offset(), this); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1392 |
LIRItem value(x->value(), this); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1393 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1394 |
src.load_item(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1395 |
value.load_item(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1396 |
off.load_nonconstant(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1397 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1398 |
LIR_Opr dst = rlock_result(x, type); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1399 |
LIR_Opr data = value.result(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1400 |
bool is_obj = (type == T_ARRAY || type == T_OBJECT); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1401 |
LIR_Opr offset = off.result(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1402 |
|
24677
db68f26d4f1b
8044090: C1: Old value instead of new one is passed to post-barrier in UnsafeGetAndSetObject
iveresov
parents:
23485
diff
changeset
|
1403 |
// Because we want a 2-arg form of xchg |
db68f26d4f1b
8044090: C1: Old value instead of new one is passed to post-barrier in UnsafeGetAndSetObject
iveresov
parents:
23485
diff
changeset
|
1404 |
__ move(data, dst); |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1405 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1406 |
assert (!x->is_add() && (type == T_INT || (is_obj LP64_ONLY(&& UseCompressedOops))), "unexpected type"); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1407 |
LIR_Address* addr; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1408 |
if (offset->is_constant()) { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1409 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1410 |
#ifdef _LP64 |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1411 |
jlong l = offset->as_jlong(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1412 |
assert((jlong)((jint)l) == l, "offset too large for constant"); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1413 |
jint c = (jint)l; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1414 |
#else |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1415 |
jint c = offset->as_jint(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1416 |
#endif |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1417 |
addr = new LIR_Address(src.result(), c, type); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1418 |
} else { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1419 |
addr = new LIR_Address(src.result(), offset, type); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1420 |
} |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1421 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1422 |
LIR_Opr tmp = LIR_OprFact::illegalOpr; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1423 |
LIR_Opr ptr = LIR_OprFact::illegalOpr; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1424 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1425 |
if (is_obj) { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1426 |
// Do the pre-write barrier, if any. |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1427 |
// barriers on sparc don't work with a base + index address |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1428 |
tmp = FrameMap::G3_opr; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1429 |
ptr = new_pointer_register(); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1430 |
__ add(src.result(), off.result(), ptr); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1431 |
pre_barrier(ptr, LIR_OprFact::illegalOpr /* pre_val */, |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1432 |
true /* do_load */, false /* patch */, NULL); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1433 |
} |
24677
db68f26d4f1b
8044090: C1: Old value instead of new one is passed to post-barrier in UnsafeGetAndSetObject
iveresov
parents:
23485
diff
changeset
|
1434 |
__ xchg(LIR_OprFact::address(addr), dst, dst, tmp); |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1435 |
if (is_obj) { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1436 |
// Seems to be a precise address |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1437 |
post_barrier(ptr, data); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1438 |
} |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
13742
diff
changeset
|
1439 |
} |