author | pliden |
Thu, 07 Nov 2019 15:48:43 +0100 | |
changeset 58965 | 86c8b22945a1 |
parent 53244 | 9807daeb47c4 |
permissions | -rw-r--r-- |
10565 | 1 |
/* |
53244
9807daeb47c4
8216167: Update include guards to reflect correct directories
coleenp
parents:
47216
diff
changeset
|
2 |
* Copyright (c) 2003, 2019, Oracle and/or its affiliates. All rights reserved. |
10565 | 3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 |
* |
|
5 |
* This code is free software; you can redistribute it and/or modify it |
|
6 |
* under the terms of the GNU General Public License version 2 only, as |
|
7 |
* published by the Free Software Foundation. |
|
8 |
* |
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
13 |
* accompanied this code). |
|
14 |
* |
|
15 |
* You should have received a copy of the GNU General Public License version |
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
18 |
* |
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
20 |
* or visit www.oracle.com if you need additional information or have any |
|
21 |
* questions. |
|
22 |
* |
|
23 |
*/ |
|
24 |
||
53244
9807daeb47c4
8216167: Update include guards to reflect correct directories
coleenp
parents:
47216
diff
changeset
|
25 |
#ifndef OS_CPU_BSD_X86_PREFETCH_BSD_X86_INLINE_HPP |
9807daeb47c4
8216167: Update include guards to reflect correct directories
coleenp
parents:
47216
diff
changeset
|
26 |
#define OS_CPU_BSD_X86_PREFETCH_BSD_X86_INLINE_HPP |
10565 | 27 |
|
28 |
#include "runtime/prefetch.hpp" |
|
29 |
||
30 |
||
31 |
inline void Prefetch::read (void *loc, intx interval) { |
|
32 |
#ifdef AMD64 |
|
33 |
__asm__ ("prefetcht0 (%0,%1,1)" : : "r" (loc), "r" (interval)); |
|
34 |
#endif // AMD64 |
|
35 |
} |
|
36 |
||
37 |
inline void Prefetch::write(void *loc, intx interval) { |
|
38 |
#ifdef AMD64 |
|
39 |
||
40 |
// Do not use the 3dnow prefetchw instruction. It isn't supported on em64t. |
|
41 |
// __asm__ ("prefetchw (%0,%1,1)" : : "r" (loc), "r" (interval)); |
|
42 |
__asm__ ("prefetcht0 (%0,%1,1)" : : "r" (loc), "r" (interval)); |
|
43 |
||
44 |
#endif // AMD64 |
|
45 |
} |
|
46 |
||
53244
9807daeb47c4
8216167: Update include guards to reflect correct directories
coleenp
parents:
47216
diff
changeset
|
47 |
#endif // OS_CPU_BSD_X86_PREFETCH_BSD_X86_INLINE_HPP |