hotspot/src/os_cpu/linux_aarch64/vm/orderAccess_linux_aarch64.inline.hpp
author fyang
Tue, 20 Jun 2017 17:00:07 +0800
changeset 46552 5cebeef576b2
parent 46523 cbcc0ebaa044
permissions -rw-r--r--
8182581: aarch64: fix for crash caused by earlyret of compiled method Summary: fix jvm crash caused by earlyret of compiled method for aarch64 port Reviewed-by: aph Contributed-by: snazarkin@azul.com
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     1
/*
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
     2
 * Copyright (c) 2003, 2017, Oracle and/or its affiliates. All rights reserved.
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     3
 * Copyright (c) 2014, Red Hat Inc. All rights reserved.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     4
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     5
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     6
 * This code is free software; you can redistribute it and/or modify it
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     7
 * under the terms of the GNU General Public License version 2 only, as
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     8
 * published by the Free Software Foundation.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
     9
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    10
 * This code is distributed in the hope that it will be useful, but WITHOUT
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    11
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    12
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    13
 * version 2 for more details (a copy is included in the LICENSE file that
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    14
 * accompanied this code).
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    15
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    16
 * You should have received a copy of the GNU General Public License version
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    17
 * 2 along with this work; if not, write to the Free Software Foundation,
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    18
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    19
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    20
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    21
 * or visit www.oracle.com if you need additional information or have any
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    22
 * questions.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    23
 *
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    24
 */
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    25
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    26
#ifndef OS_CPU_LINUX_AARCH64_VM_ORDERACCESS_LINUX_AARCH64_INLINE_HPP
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    27
#define OS_CPU_LINUX_AARCH64_VM_ORDERACCESS_LINUX_AARCH64_INLINE_HPP
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    28
40655
9f644073d3a0 8157907: Incorrect inclusion of atomic.hpp instead of atomic.inline.hpp
dholmes
parents: 29182
diff changeset
    29
#include "runtime/atomic.hpp"
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    30
#include "runtime/orderAccess.hpp"
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    31
#include "runtime/os.hpp"
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    32
#include "vm_version_aarch64.hpp"
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    33
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    34
// Implementation of class OrderAccess.
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    35
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    36
inline void OrderAccess::loadload()   { acquire(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    37
inline void OrderAccess::storestore() { release(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    38
inline void OrderAccess::loadstore()  { acquire(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    39
inline void OrderAccess::storeload()  { fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    40
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    41
inline void OrderAccess::acquire() {
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    42
  READ_MEM_BARRIER;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    43
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    44
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    45
inline void OrderAccess::release() {
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    46
  WRITE_MEM_BARRIER;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    47
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    48
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    49
inline void OrderAccess::fence() {
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    50
  FULL_MEM_BARRIER;
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    51
}
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    52
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    53
inline jbyte    OrderAccess::load_acquire(const volatile jbyte*   p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    54
{ jbyte data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    55
inline jshort   OrderAccess::load_acquire(const volatile jshort*  p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    56
{ jshort data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    57
inline jint     OrderAccess::load_acquire(const volatile jint*    p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    58
{ jint data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    59
inline jlong    OrderAccess::load_acquire(const volatile jlong*   p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    60
{ jlong data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    61
inline jubyte    OrderAccess::load_acquire(const volatile jubyte*   p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    62
{ jubyte data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    63
inline jushort   OrderAccess::load_acquire(const volatile jushort*  p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    64
{ jushort data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    65
inline juint     OrderAccess::load_acquire(const volatile juint*    p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    66
{ juint data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    67
inline julong   OrderAccess::load_acquire(const volatile julong*  p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    68
{ julong data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    69
inline jfloat   OrderAccess::load_acquire(const volatile jfloat*  p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    70
{ jfloat data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    71
inline jdouble  OrderAccess::load_acquire(const volatile jdouble* p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    72
{ jdouble data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
46523
cbcc0ebaa044 8166651: OrderAccess::load_acquire &etc should have const parameters
kbarrett
parents: 40655
diff changeset
    73
inline intptr_t OrderAccess::load_ptr_acquire(const volatile intptr_t*   p)
29182
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    74
{ intptr_t data; __atomic_load(p, &data, __ATOMIC_ACQUIRE); return data; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    75
inline void*    OrderAccess::load_ptr_acquire(const volatile void* p)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    76
{ void* data; __atomic_load((void* const volatile *)p, &data, __ATOMIC_ACQUIRE); return data; }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    77
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    78
inline void     OrderAccess::release_store(volatile jbyte*   p, jbyte   v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    79
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    80
inline void     OrderAccess::release_store(volatile jshort*  p, jshort  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    81
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    82
inline void     OrderAccess::release_store(volatile jint*    p, jint    v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    83
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    84
inline void     OrderAccess::release_store(volatile jlong*   p, jlong   v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    85
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    86
inline void     OrderAccess::release_store(volatile jubyte*  p, jubyte  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    87
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    88
inline void     OrderAccess::release_store(volatile jushort* p, jushort v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    89
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    90
inline void     OrderAccess::release_store(volatile juint*   p, juint   v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    91
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    92
inline void     OrderAccess::release_store(volatile julong*  p, julong  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    93
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    94
inline void     OrderAccess::release_store(volatile jfloat*  p, jfloat  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    95
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    96
inline void     OrderAccess::release_store(volatile jdouble* p, jdouble v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    97
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    98
inline void     OrderAccess::release_store_ptr(volatile intptr_t* p, intptr_t v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
    99
{ __atomic_store(p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   100
inline void     OrderAccess::release_store_ptr(volatile void*     p, void*    v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   101
{ __atomic_store((void* volatile *)p, &v, __ATOMIC_RELEASE); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   102
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   103
inline void     OrderAccess::store_fence(jbyte*   p, jbyte   v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   104
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   105
inline void     OrderAccess::store_fence(jshort*  p, jshort  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   106
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   107
inline void     OrderAccess::store_fence(jint*    p, jint    v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   108
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   109
inline void     OrderAccess::store_fence(jlong*   p, jlong   v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   110
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   111
inline void     OrderAccess::store_fence(jubyte*  p, jubyte  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   112
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   113
inline void     OrderAccess::store_fence(jushort* p, jushort v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   114
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   115
inline void     OrderAccess::store_fence(juint*   p, juint   v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   116
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   117
inline void     OrderAccess::store_fence(julong*  p, julong  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   118
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   119
inline void     OrderAccess::store_fence(jfloat*  p, jfloat  v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   120
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   121
inline void     OrderAccess::store_fence(jdouble* p, jdouble v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   122
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   123
inline void     OrderAccess::store_ptr_fence(intptr_t* p, intptr_t v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   124
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   125
inline void     OrderAccess::store_ptr_fence(void**    p, void*    v)
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   126
{ __atomic_store(p, &v, __ATOMIC_RELAXED); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   127
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   128
inline void     OrderAccess::release_store_fence(volatile jbyte*   p, jbyte   v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   129
inline void     OrderAccess::release_store_fence(volatile jshort*  p, jshort  v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   130
inline void     OrderAccess::release_store_fence(volatile jint*    p, jint    v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   131
inline void     OrderAccess::release_store_fence(volatile jlong*   p, jlong   v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   132
inline void     OrderAccess::release_store_fence(volatile jubyte*  p, jubyte  v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   133
inline void     OrderAccess::release_store_fence(volatile jushort* p, jushort v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   134
inline void     OrderAccess::release_store_fence(volatile juint*   p, juint   v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   135
inline void     OrderAccess::release_store_fence(volatile julong*  p, julong  v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   136
inline void     OrderAccess::release_store_fence(volatile jfloat*  p, jfloat  v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   137
inline void     OrderAccess::release_store_fence(volatile jdouble* p, jdouble v) { release_store(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   138
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   139
inline void     OrderAccess::release_store_ptr_fence(volatile intptr_t* p, intptr_t v) { release_store_ptr(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   140
inline void     OrderAccess::release_store_ptr_fence(volatile void*     p, void*    v) { release_store_ptr(p, v); fence(); }
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   141
78af2a4d1ec3 8068055: AARCH64: os_cpu
aph
parents:
diff changeset
   142
#endif // OS_CPU_LINUX_AARCH64_VM_ORDERACCESS_LINUX_AARCH64_INLINE_HPP