42664
|
1 |
/*
|
|
2 |
* Copyright (c) 2008, 2014, Oracle and/or its affiliates. All rights reserved.
|
|
3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
|
|
4 |
*
|
|
5 |
* This code is free software; you can redistribute it and/or modify it
|
|
6 |
* under the terms of the GNU General Public License version 2 only, as
|
|
7 |
* published by the Free Software Foundation.
|
|
8 |
*
|
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT
|
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that
|
|
13 |
* accompanied this code).
|
|
14 |
*
|
|
15 |
* You should have received a copy of the GNU General Public License version
|
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation,
|
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
18 |
*
|
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
|
|
20 |
* or visit www.oracle.com if you need additional information or have any
|
|
21 |
* questions.
|
|
22 |
*
|
|
23 |
*/
|
|
24 |
|
|
25 |
#ifndef CPU_ARM_VM_C1_LINEARSCAN_ARM_HPP
|
|
26 |
#define CPU_ARM_VM_C1_LINEARSCAN_ARM_HPP
|
|
27 |
|
|
28 |
inline bool LinearScan::is_processed_reg_num(int reg_num) {
|
|
29 |
return reg_num < pd_nof_cpu_regs_processed_in_linearscan ||
|
|
30 |
reg_num >= pd_nof_cpu_regs_frame_map;
|
|
31 |
}
|
|
32 |
|
|
33 |
inline int LinearScan::num_physical_regs(BasicType type) {
|
|
34 |
#ifndef AARCH64
|
|
35 |
if (type == T_LONG || type == T_DOUBLE) return 2;
|
|
36 |
#endif // !AARCH64
|
|
37 |
return 1;
|
|
38 |
}
|
|
39 |
|
|
40 |
|
|
41 |
inline bool LinearScan::requires_adjacent_regs(BasicType type) {
|
|
42 |
#ifdef AARCH64
|
|
43 |
return false;
|
|
44 |
#else
|
|
45 |
return type == T_DOUBLE || type == T_LONG;
|
|
46 |
#endif // AARCH64
|
|
47 |
}
|
|
48 |
|
|
49 |
inline bool LinearScan::is_caller_save(int assigned_reg) {
|
|
50 |
assert(assigned_reg >= 0 && assigned_reg < nof_regs, "should call this only for registers");
|
|
51 |
// TODO-AARCH64 try to add callee-saved registers
|
|
52 |
return true;
|
|
53 |
}
|
|
54 |
|
|
55 |
|
|
56 |
inline void LinearScan::pd_add_temps(LIR_Op* op) {
|
|
57 |
// No extra temporals on ARM
|
|
58 |
}
|
|
59 |
|
|
60 |
|
|
61 |
// Implementation of LinearScanWalker
|
|
62 |
|
|
63 |
inline bool LinearScanWalker::pd_init_regs_for_alloc(Interval* cur) {
|
|
64 |
#ifndef __SOFTFP__
|
|
65 |
if (cur->type() == T_FLOAT || cur->type() == T_DOUBLE) {
|
|
66 |
_first_reg = pd_first_fpu_reg;
|
|
67 |
_last_reg = pd_first_fpu_reg + pd_nof_fpu_regs_reg_alloc - 1;
|
|
68 |
return true;
|
|
69 |
}
|
|
70 |
#endif // !__SOFTFP__
|
|
71 |
|
|
72 |
// Use allocatable CPU registers otherwise
|
|
73 |
_first_reg = pd_first_cpu_reg;
|
|
74 |
_last_reg = pd_first_cpu_reg + FrameMap::adjust_reg_range(pd_nof_cpu_regs_reg_alloc) - 1;
|
|
75 |
return true;
|
|
76 |
}
|
|
77 |
|
|
78 |
#endif // CPU_ARM_VM_C1_LINEARSCAN_ARM_HPP
|