src/hotspot/cpu/arm/templateTable_arm.hpp
author shade
Wed, 14 Mar 2018 10:38:02 +0100
changeset 49388 ec9091426557
parent 47216 71c04702a3d5
child 51620 4871c2d2e97e
permissions -rw-r--r--
8199511: Do not generate g1_{pre|post}_barrier_slow_id without CardTable-enabled barrier set Reviewed-by: rkennke, kvn, pliden, stefank

/*
 * Copyright (c) 2008, 2013, Oracle and/or its affiliates. All rights reserved.
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 *
 * This code is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 only, as
 * published by the Free Software Foundation.
 *
 * This code is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 * version 2 for more details (a copy is included in the LICENSE file that
 * accompanied this code).
 *
 * You should have received a copy of the GNU General Public License version
 * 2 along with this work; if not, write to the Free Software Foundation,
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 *
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 * or visit www.oracle.com if you need additional information or have any
 * questions.
 *
 */

#ifndef CPU_ARM_VM_TEMPLATETABLE_ARM_HPP
#define CPU_ARM_VM_TEMPLATETABLE_ARM_HPP

  static void prepare_invoke(int byte_no,
                             Register method,         // linked method (or i-klass)
                             Register index = noreg,  // itable index, MethodType, etc.
                             Register recv  = noreg,  // if caller wants to see it
                             Register flags = noreg   // if caller wants to test it
                             );

  static void invokevirtual_helper(Register index, Register recv,
                                   Register flags);

  static void volatile_barrier(MacroAssembler::Membar_mask_bits order_constraint,
                               Register tmp,
                               bool preserve_flags = false,
                               Register load_tgt = noreg);

  // Helpers
  static void index_check(Register array, Register index);
  static void index_check_without_pop(Register array, Register index);

  static void get_local_base_addr(Register r, Register index);

  static Address load_iaddress(Register index, Register scratch);
  static Address load_aaddress(Register index, Register scratch);
  static Address load_faddress(Register index, Register scratch);
  static Address load_daddress(Register index, Register scratch);

  static void load_category2_local(Register Rlocal_index, Register tmp);
  static void store_category2_local(Register Rlocal_index, Register tmp);

  static Address get_array_elem_addr(BasicType elemType, Register array, Register index, Register temp);

  static void jvmti_post_fast_field_mod(TosState state);

#endif // CPU_ARM_VM_TEMPLATETABLE_ARM_HPP