hotspot/src/share/vm/opto/phase.cpp
author never
Sun, 11 Sep 2011 14:48:24 -0700
changeset 10547 ea4a2ec31ae2
parent 8319 aedb3bd871bc
child 12158 f24f2560da32
permissions -rw-r--r--
7088955: add C2 IR support to the SA Reviewed-by: kvn
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
8319
aedb3bd871bc 7013538: Java memory leak with escape analysis
kvn
parents: 7397
diff changeset
     2
 * Copyright (c) 1997, 2011, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 3676
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 3676
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 3676
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    25
#include "precompiled.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    26
#include "code/nmethod.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    27
#include "compiler/compileBroker.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    28
#include "opto/compile.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    29
#include "opto/node.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    30
#include "opto/phase.hpp"
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    31
489c9b5090e2 Initial load
duke
parents:
diff changeset
    32
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    33
int Phase::_total_bytes_compiled = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    34
489c9b5090e2 Initial load
duke
parents:
diff changeset
    35
elapsedTimer Phase::_t_totalCompilation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    36
elapsedTimer Phase::_t_methodCompilation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
elapsedTimer Phase::_t_stubCompilation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
489c9b5090e2 Initial load
duke
parents:
diff changeset
    40
// The next timers used for LogCompilation
489c9b5090e2 Initial load
duke
parents:
diff changeset
    41
elapsedTimer Phase::_t_parser;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
elapsedTimer Phase::_t_escapeAnalysis;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
elapsedTimer Phase::_t_optimizer;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
elapsedTimer   Phase::_t_idealLoop;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
elapsedTimer   Phase::_t_ccp;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
elapsedTimer Phase::_t_matcher;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
elapsedTimer Phase::_t_registerAllocation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
elapsedTimer Phase::_t_output;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
elapsedTimer Phase::_t_graphReshaping;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
elapsedTimer Phase::_t_scheduler;
1498
346bf226078e 6743900: frequency based block layout
rasbold
parents: 1
diff changeset
    53
elapsedTimer Phase::_t_blockOrdering;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
elapsedTimer Phase::_t_macroExpand;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
elapsedTimer Phase::_t_peephole;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
elapsedTimer Phase::_t_codeGeneration;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
elapsedTimer Phase::_t_registerMethod;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
elapsedTimer Phase::_t_temporaryTimer1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
elapsedTimer Phase::_t_temporaryTimer2;
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    60
elapsedTimer Phase::_t_idealLoopVerify;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
// Subtimers for _t_optimizer
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
elapsedTimer   Phase::_t_iterGVN;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
elapsedTimer   Phase::_t_iterGVN2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
// Subtimers for _t_registerAllocation
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
elapsedTimer   Phase::_t_ctorChaitin;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
elapsedTimer   Phase::_t_buildIFGphysical;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    69
elapsedTimer   Phase::_t_computeLive;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
elapsedTimer   Phase::_t_regAllocSplit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    71
elapsedTimer   Phase::_t_postAllocCopyRemoval;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
elapsedTimer   Phase::_t_fixupSpills;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
// Subtimers for _t_output
489c9b5090e2 Initial load
duke
parents:
diff changeset
    75
elapsedTimer   Phase::_t_instrSched;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
elapsedTimer   Phase::_t_buildOopMaps;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
//------------------------------Phase------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
Phase::Phase( PhaseNumber pnum ) : _pnum(pnum), C( pnum == Compiler ? NULL : Compile::current()) {
2131
98f9cef66a34 6810672: Comment typos
twisti
parents: 1623
diff changeset
    81
  // Poll for requests from shutdown mechanism to quiesce compiler (4448539, 4448544).
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
  // This is an effective place to poll, since the compiler is full of phases.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
  // In particular, every inlining site uses a recursively created Parse phase.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
  CompileBroker::maybe_block();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    86
489c9b5090e2 Initial load
duke
parents:
diff changeset
    87
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    88
static const double minimum_reported_time             = 0.0001; // seconds
489c9b5090e2 Initial load
duke
parents:
diff changeset
    89
static const double expected_method_compile_coverage  = 0.97;   // %
489c9b5090e2 Initial load
duke
parents:
diff changeset
    90
static const double minimum_meaningful_method_compile = 2.00;   // seconds
489c9b5090e2 Initial load
duke
parents:
diff changeset
    91
489c9b5090e2 Initial load
duke
parents:
diff changeset
    92
void Phase::print_timers() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    93
  tty->print_cr ("Accumulated compiler times:");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    94
  tty->print_cr ("---------------------------");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    95
  tty->print_cr ("  Total compilation: %3.3f sec.", Phase::_t_totalCompilation.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    96
  tty->print    ("    method compilation   : %3.3f sec", Phase::_t_methodCompilation.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    97
  tty->print    ("/%d bytes",_total_bytes_compiled);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    98
  tty->print_cr (" (%3.0f bytes per sec) ", Phase::_total_bytes_compiled / Phase::_t_methodCompilation.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    99
  tty->print_cr ("    stub compilation     : %3.3f sec.", Phase::_t_stubCompilation.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   100
  tty->print_cr ("  Phases:");
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   101
  tty->print_cr ("    parse          : %3.3f sec", Phase::_t_parser.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   102
  tty->print_cr ("    optimizer      : %3.3f sec", Phase::_t_optimizer.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   103
  if( Verbose || WizardMode ) {
8319
aedb3bd871bc 7013538: Java memory leak with escape analysis
kvn
parents: 7397
diff changeset
   104
    if (DoEscapeAnalysis) {
aedb3bd871bc 7013538: Java memory leak with escape analysis
kvn
parents: 7397
diff changeset
   105
      // EA is part of Optimizer.
aedb3bd871bc 7013538: Java memory leak with escape analysis
kvn
parents: 7397
diff changeset
   106
      tty->print_cr ("      escape analysis: %3.3f sec", Phase::_t_escapeAnalysis.seconds());
aedb3bd871bc 7013538: Java memory leak with escape analysis
kvn
parents: 7397
diff changeset
   107
    }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   108
    tty->print_cr ("      iterGVN        : %3.3f sec", Phase::_t_iterGVN.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   109
    tty->print_cr ("      idealLoop      : %3.3f sec", Phase::_t_idealLoop.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   110
    tty->print_cr ("      idealLoopVerify: %3.3f sec", Phase::_t_idealLoopVerify.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   111
    tty->print_cr ("      ccp            : %3.3f sec", Phase::_t_ccp.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   112
    tty->print_cr ("      iterGVN2       : %3.3f sec", Phase::_t_iterGVN2.seconds());
8319
aedb3bd871bc 7013538: Java memory leak with escape analysis
kvn
parents: 7397
diff changeset
   113
    tty->print_cr ("      macroExpand    : %3.3f sec", Phase::_t_macroExpand.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   114
    tty->print_cr ("      graphReshape   : %3.3f sec", Phase::_t_graphReshaping.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   115
    double optimizer_subtotal = Phase::_t_iterGVN.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   116
      Phase::_t_idealLoop.seconds() + Phase::_t_ccp.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   117
      Phase::_t_graphReshaping.seconds();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   118
    double percent_of_optimizer = ((optimizer_subtotal == 0.0) ? 0.0 : (optimizer_subtotal / Phase::_t_optimizer.seconds() * 100.0));
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   119
    tty->print_cr ("      subtotal       : %3.3f sec,  %3.2f %%", optimizer_subtotal, percent_of_optimizer);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   120
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   121
  tty->print_cr ("    matcher        : %3.3f sec", Phase::_t_matcher.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   122
  tty->print_cr ("    scheduler      : %3.3f sec", Phase::_t_scheduler.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   123
  tty->print_cr ("    regalloc       : %3.3f sec", Phase::_t_registerAllocation.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   124
  if( Verbose || WizardMode ) {
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   125
    tty->print_cr ("      ctorChaitin    : %3.3f sec", Phase::_t_ctorChaitin.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   126
    tty->print_cr ("      buildIFG       : %3.3f sec", Phase::_t_buildIFGphysical.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   127
    tty->print_cr ("      computeLive    : %3.3f sec", Phase::_t_computeLive.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   128
    tty->print_cr ("      regAllocSplit  : %3.3f sec", Phase::_t_regAllocSplit.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
    tty->print_cr ("      postAllocCopyRemoval: %3.3f sec", Phase::_t_postAllocCopyRemoval.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   130
    tty->print_cr ("      fixupSpills    : %3.3f sec", Phase::_t_fixupSpills.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   131
    double regalloc_subtotal = Phase::_t_ctorChaitin.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   132
      Phase::_t_buildIFGphysical.seconds() + Phase::_t_computeLive.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   133
      Phase::_t_regAllocSplit.seconds()    + Phase::_t_fixupSpills.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   134
      Phase::_t_postAllocCopyRemoval.seconds();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   135
    double percent_of_regalloc = ((regalloc_subtotal == 0.0) ? 0.0 : (regalloc_subtotal / Phase::_t_registerAllocation.seconds() * 100.0));
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   136
    tty->print_cr ("      subtotal       : %3.3f sec,  %3.2f %%", regalloc_subtotal, percent_of_regalloc);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   137
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   138
  tty->print_cr ("    blockOrdering  : %3.3f sec", Phase::_t_blockOrdering.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   139
  tty->print_cr ("    peephole       : %3.3f sec", Phase::_t_peephole.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   140
  tty->print_cr ("    codeGen        : %3.3f sec", Phase::_t_codeGeneration.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   141
  tty->print_cr ("    install_code   : %3.3f sec", Phase::_t_registerMethod.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   142
  tty->print_cr ("    -------------- : ----------");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   143
  double phase_subtotal = Phase::_t_parser.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   144
    Phase::_t_optimizer.seconds() + Phase::_t_graphReshaping.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   145
    Phase::_t_matcher.seconds() + Phase::_t_scheduler.seconds() +
1498
346bf226078e 6743900: frequency based block layout
rasbold
parents: 1
diff changeset
   146
    Phase::_t_registerAllocation.seconds() + Phase::_t_blockOrdering.seconds() +
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   147
    Phase::_t_codeGeneration.seconds() + Phase::_t_registerMethod.seconds();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   148
  double percent_of_method_compile = ((phase_subtotal == 0.0) ? 0.0 : phase_subtotal / Phase::_t_methodCompilation.seconds()) * 100.0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   149
  // counters inside Compile::CodeGen include time for adapters and stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   150
  // so phase-total can be greater than 100%
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   151
  tty->print_cr ("    total          : %3.3f sec,  %3.2f %%", phase_subtotal, percent_of_method_compile);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   152
489c9b5090e2 Initial load
duke
parents:
diff changeset
   153
  assert( percent_of_method_compile > expected_method_compile_coverage ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
   154
          phase_subtotal < minimum_meaningful_method_compile,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   155
          "Must account for method compilation");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   156
489c9b5090e2 Initial load
duke
parents:
diff changeset
   157
  if( Phase::_t_temporaryTimer1.seconds() > minimum_reported_time ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   158
    tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   159
    tty->print_cr ("    temporaryTimer1: %3.3f sec", Phase::_t_temporaryTimer1.seconds());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   160
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   161
  if( Phase::_t_temporaryTimer2.seconds() > minimum_reported_time ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   162
    tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   163
    tty->print_cr ("    temporaryTimer2: %3.3f sec", Phase::_t_temporaryTimer2.seconds());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   164
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   165
  tty->print_cr ("    output         : %3.3f sec", Phase::_t_output.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   166
  tty->print_cr ("      isched         : %3.3f sec", Phase::_t_instrSched.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   167
  tty->print_cr ("      bldOopMaps     : %3.3f sec", Phase::_t_buildOopMaps.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   168
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   169
#endif