author | coleenp |
Mon, 04 Jun 2018 10:18:43 -0400 | |
changeset 50380 | bec342339138 |
parent 49950 | 7b916885654d |
child 52351 | 0ecb4e520110 |
permissions | -rw-r--r-- |
42664 | 1 |
/* |
50380
bec342339138
8204195: Clean up macroAssembler.inline.hpp and other inline.hpp files included in .hpp files
coleenp
parents:
49950
diff
changeset
|
2 |
* Copyright (c) 2008, 2018, Oracle and/or its affiliates. All rights reserved. |
42664 | 3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 |
* |
|
5 |
* This code is free software; you can redistribute it and/or modify it |
|
6 |
* under the terms of the GNU General Public License version 2 only, as |
|
7 |
* published by the Free Software Foundation. |
|
8 |
* |
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
13 |
* accompanied this code). |
|
14 |
* |
|
15 |
* You should have received a copy of the GNU General Public License version |
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
18 |
* |
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
20 |
* or visit www.oracle.com if you need additional information or have any |
|
21 |
* questions. |
|
22 |
* |
|
23 |
*/ |
|
24 |
||
25 |
#ifndef CPU_ARM_VM_INTERP_MASM_ARM_HPP |
|
26 |
#define CPU_ARM_VM_INTERP_MASM_ARM_HPP |
|
27 |
||
28 |
#include "asm/macroAssembler.hpp" |
|
29 |
#include "interpreter/invocationCounter.hpp" |
|
30 |
#include "runtime/frame.hpp" |
|
31 |
#include "prims/jvmtiExport.hpp" |
|
32 |
||
33 |
// This file specializes the assember with interpreter-specific macros |
|
34 |
||
35 |
||
36 |
class InterpreterMacroAssembler: public MacroAssembler { |
|
37 |
||
38 |
public: |
|
39 |
||
40 |
// allow JvmtiExport checks to be extended |
|
41 |
bool can_force_early_return() { return JvmtiExport::can_force_early_return(); } |
|
42 |
bool can_post_interpreter_events() { return JvmtiExport::can_post_interpreter_events(); } |
|
43 |
bool can_pop_frame() { return JvmtiExport::can_pop_frame(); } |
|
44 |
bool can_post_breakpoint() { return JvmtiExport::can_post_breakpoint(); } |
|
45 |
bool can_post_field_access() { return JvmtiExport::can_post_field_access(); } |
|
46 |
bool can_post_field_modification() { return JvmtiExport::can_post_field_modification(); } |
|
47 |
// flags controlled by JVMTI settings |
|
48 |
bool rewrite_frequent_pairs() { return RewriteFrequentPairs; } |
|
49 |
||
50 |
protected: |
|
51 |
||
52 |
// Template interpreter specific version of call_VM_helper |
|
53 |
virtual void call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions); |
|
54 |
||
55 |
// base routine for all dispatches |
|
56 |
typedef enum { DispatchDefault, DispatchNormal } DispatchTableMode; |
|
57 |
void dispatch_base(TosState state, DispatchTableMode table_mode, bool verifyoop = true); |
|
58 |
||
59 |
public: |
|
60 |
InterpreterMacroAssembler(CodeBuffer* code); |
|
61 |
||
46294
345a46524a19
8172020: Internal Error (cpu/arm/vm/frame_arm.cpp:571): assert(obj == __null || Universe::heap()->is_in(obj)) failed: sanity check #
cjplummer
parents:
42664
diff
changeset
|
62 |
virtual void check_and_handle_popframe(); |
345a46524a19
8172020: Internal Error (cpu/arm/vm/frame_arm.cpp:571): assert(obj == __null || Universe::heap()->is_in(obj)) failed: sanity check #
cjplummer
parents:
42664
diff
changeset
|
63 |
virtual void check_and_handle_earlyret(); |
345a46524a19
8172020: Internal Error (cpu/arm/vm/frame_arm.cpp:571): assert(obj == __null || Universe::heap()->is_in(obj)) failed: sanity check #
cjplummer
parents:
42664
diff
changeset
|
64 |
|
42664 | 65 |
// Interpreter-specific registers |
66 |
#if defined(AARCH64) && defined(ASSERT) |
|
67 |
||
68 |
#define check_stack_top() _check_stack_top("invalid Rstack_top at " __FILE__ ":" XSTR(__LINE__)) |
|
69 |
#define check_stack_top_on_expansion() _check_stack_top("invalid Rstack_top at " __FILE__ ":" XSTR(__LINE__), VerifyInterpreterStackTop) |
|
70 |
#define check_extended_sp(tmp) _check_extended_sp(tmp, "SP does not match extended SP in frame at " __FILE__ ":" XSTR(__LINE__)) |
|
71 |
#define check_no_cached_stack_top(tmp) _check_no_cached_stack_top(tmp, "stack_top is already cached in frame at " __FILE__ ":" XSTR(__LINE__)) |
|
72 |
||
73 |
void _check_stack_top(const char* msg, bool enabled = true) { |
|
74 |
if (enabled) { |
|
75 |
Label L; |
|
76 |
cmp(SP, Rstack_top); |
|
77 |
b(L, ls); |
|
78 |
stop(msg); |
|
79 |
bind(L); |
|
80 |
} |
|
81 |
} |
|
82 |
||
83 |
void _check_extended_sp(Register tmp, const char* msg) { |
|
84 |
Label L; |
|
85 |
ldr(tmp, Address(FP, frame::interpreter_frame_extended_sp_offset * wordSize)); |
|
86 |
cmp(SP, tmp); |
|
87 |
b(L, eq); |
|
88 |
stop(msg); |
|
89 |
bind(L); |
|
90 |
} |
|
91 |
||
92 |
void _check_no_cached_stack_top(Register tmp, const char* msg) { |
|
93 |
Label L; |
|
94 |
ldr(tmp, Address(FP, frame::interpreter_frame_stack_top_offset * wordSize)); |
|
95 |
cbz(tmp, L); |
|
96 |
stop(msg); |
|
97 |
bind(L); |
|
98 |
} |
|
99 |
||
100 |
#else |
|
101 |
||
102 |
inline void check_stack_top() {} |
|
103 |
inline void check_stack_top_on_expansion() {} |
|
104 |
inline void check_extended_sp(Register tmp) {} |
|
105 |
inline void check_no_cached_stack_top(Register tmp) {} |
|
106 |
||
107 |
#endif // AARCH64 && ASSERT |
|
108 |
||
109 |
void save_bcp() { str(Rbcp, Address(FP, frame::interpreter_frame_bcp_offset * wordSize)); } |
|
110 |
void restore_bcp() { ldr(Rbcp, Address(FP, frame::interpreter_frame_bcp_offset * wordSize)); } |
|
111 |
void restore_locals() { ldr(Rlocals, Address(FP, frame::interpreter_frame_locals_offset * wordSize)); } |
|
112 |
void restore_method() { ldr(Rmethod, Address(FP, frame::interpreter_frame_method_offset * wordSize)); } |
|
113 |
void restore_dispatch(); |
|
114 |
||
115 |
#ifdef AARCH64 |
|
116 |
void save_stack_top() { check_stack_top(); str(Rstack_top, Address(FP, frame::interpreter_frame_stack_top_offset * wordSize)); } |
|
117 |
void clear_cached_stack_top() { str(ZR, Address(FP, frame::interpreter_frame_stack_top_offset * wordSize)); } |
|
118 |
void restore_stack_top() { ldr(Rstack_top, Address(FP, frame::interpreter_frame_stack_top_offset * wordSize)); clear_cached_stack_top(); check_stack_top(); } |
|
119 |
void cut_sp_before_call() { align_reg(SP, Rstack_top, StackAlignmentInBytes); } |
|
120 |
void restore_sp_after_call(Register tmp) { ldr(tmp, Address(FP, frame::interpreter_frame_extended_sp_offset * wordSize)); mov(SP, tmp); } |
|
121 |
#endif |
|
122 |
||
123 |
// Helpers for runtime call arguments/results |
|
124 |
void get_const(Register reg) { ldr(reg, Address(Rmethod, Method::const_offset())); } |
|
125 |
void get_constant_pool(Register reg) { get_const(reg); ldr(reg, Address(reg, ConstMethod::constants_offset())); } |
|
126 |
void get_constant_pool_cache(Register reg) { get_constant_pool(reg); ldr(reg, Address(reg, ConstantPool::cache_offset_in_bytes())); } |
|
127 |
void get_cpool_and_tags(Register cpool, Register tags) { get_constant_pool(cpool); ldr(tags, Address(cpool, ConstantPool::tags_offset_in_bytes())); } |
|
128 |
||
129 |
// Sets reg. Blows Rtemp. |
|
130 |
void get_unsigned_2_byte_index_at_bcp(Register reg, int bcp_offset); |
|
131 |
||
132 |
// Sets index. Blows reg_tmp. |
|
133 |
void get_index_at_bcp(Register index, int bcp_offset, Register reg_tmp, size_t index_size = sizeof(u2)); |
|
134 |
// Sets cache, index. |
|
135 |
void get_cache_and_index_at_bcp(Register cache, Register index, int bcp_offset, size_t index_size = sizeof(u2)); |
|
136 |
void get_cache_and_index_and_bytecode_at_bcp(Register cache, Register index, Register bytecode, int byte_no, int bcp_offset, size_t index_size = sizeof(u2)); |
|
137 |
// Sets cache. Blows reg_tmp. |
|
138 |
void get_cache_entry_pointer_at_bcp(Register cache, Register reg_tmp, int bcp_offset, size_t index_size = sizeof(u2)); |
|
139 |
||
140 |
// Load object from cpool->resolved_references(*bcp+1) |
|
141 |
void load_resolved_reference_at_index(Register result, Register tmp); |
|
142 |
||
46427
54713555867e
8171392: Move Klass pointers outside of ConstantPool entries so ConstantPool can be read-only
iklam
parents:
46369
diff
changeset
|
143 |
// load cpool->resolved_klass_at(index); Rtemp is corrupted upon return |
54713555867e
8171392: Move Klass pointers outside of ConstantPool entries so ConstantPool can be read-only
iklam
parents:
46369
diff
changeset
|
144 |
void load_resolved_klass_at_offset(Register Rcpool, Register Rindex, Register Rklass); |
54713555867e
8171392: Move Klass pointers outside of ConstantPool entries so ConstantPool can be read-only
iklam
parents:
46369
diff
changeset
|
145 |
|
42664 | 146 |
void pop_ptr(Register r); |
147 |
void pop_i(Register r = R0_tos); |
|
148 |
#ifdef AARCH64 |
|
149 |
void pop_l(Register r = R0_tos); |
|
150 |
#else |
|
151 |
void pop_l(Register lo = R0_tos_lo, Register hi = R1_tos_hi); |
|
152 |
#endif |
|
153 |
void pop_f(FloatRegister fd); |
|
154 |
void pop_d(FloatRegister fd); |
|
155 |
||
156 |
void push_ptr(Register r); |
|
157 |
void push_i(Register r = R0_tos); |
|
158 |
#ifdef AARCH64 |
|
159 |
void push_l(Register r = R0_tos); |
|
160 |
#else |
|
161 |
void push_l(Register lo = R0_tos_lo, Register hi = R1_tos_hi); |
|
162 |
#endif |
|
163 |
void push_f(); |
|
164 |
void push_d(); |
|
165 |
||
166 |
// Transition vtos -> state. Blows R0, R1. Sets TOS cached value. |
|
167 |
void pop(TosState state); |
|
168 |
// Transition state -> vtos. Blows Rtemp. |
|
169 |
void push(TosState state); |
|
170 |
||
171 |
#ifndef AARCH64 |
|
172 |
// The following methods are overridden to allow overloaded calls to |
|
173 |
// MacroAssembler::push/pop(Register) |
|
174 |
// MacroAssembler::push/pop(RegisterSet) |
|
175 |
// InterpreterMacroAssembler::push/pop(TosState) |
|
176 |
void push(Register rd, AsmCondition cond = al) { MacroAssembler::push(rd, cond); } |
|
177 |
void pop(Register rd, AsmCondition cond = al) { MacroAssembler::pop(rd, cond); } |
|
178 |
||
179 |
void push(RegisterSet reg_set, AsmCondition cond = al) { MacroAssembler::push(reg_set, cond); } |
|
180 |
void pop(RegisterSet reg_set, AsmCondition cond = al) { MacroAssembler::pop(reg_set, cond); } |
|
181 |
||
182 |
// Converts return value in R0/R1 (interpreter calling conventions) to TOS cached value. |
|
183 |
void convert_retval_to_tos(TosState state); |
|
184 |
// Converts TOS cached value to return value in R0/R1 (according to interpreter calling conventions). |
|
185 |
void convert_tos_to_retval(TosState state); |
|
186 |
#endif |
|
187 |
||
188 |
// JVMTI ForceEarlyReturn support |
|
189 |
void load_earlyret_value(TosState state); |
|
190 |
||
191 |
void jump_to_entry(address entry); |
|
192 |
||
193 |
// Blows Rtemp. |
|
194 |
void empty_expression_stack() { |
|
195 |
ldr(Rstack_top, Address(FP, frame::interpreter_frame_monitor_block_top_offset * wordSize)); |
|
196 |
check_stack_top(); |
|
197 |
#ifdef AARCH64 |
|
198 |
clear_cached_stack_top(); |
|
199 |
#else |
|
200 |
// NULL last_sp until next java call |
|
201 |
str(zero_register(Rtemp), Address(FP, frame::interpreter_frame_last_sp_offset * wordSize)); |
|
202 |
#endif // AARCH64 |
|
203 |
} |
|
204 |
||
205 |
// Helpers for swap and dup |
|
206 |
void load_ptr(int n, Register val); |
|
207 |
void store_ptr(int n, Register val); |
|
208 |
||
209 |
// Generate a subtype check: branch to not_subtype if sub_klass is |
|
210 |
// not a subtype of super_klass. |
|
211 |
// Profiling code for the subtype check failure (profile_typecheck_failed) |
|
212 |
// should be explicitly generated by the caller in the not_subtype case. |
|
213 |
// Blows Rtemp, tmp1, tmp2. |
|
214 |
void gen_subtype_check(Register Rsub_klass, Register Rsuper_klass, |
|
215 |
Label ¬_subtype, Register tmp1, Register tmp2); |
|
216 |
||
217 |
// Dispatching |
|
218 |
void dispatch_prolog(TosState state, int step = 0); |
|
219 |
void dispatch_epilog(TosState state, int step = 0); |
|
220 |
void dispatch_only(TosState state); // dispatch by R3_bytecode |
|
221 |
void dispatch_only_normal(TosState state); // dispatch normal table by R3_bytecode |
|
222 |
void dispatch_only_noverify(TosState state); |
|
223 |
void dispatch_next(TosState state, int step = 0); // load R3_bytecode from [Rbcp + step] and dispatch by R3_bytecode |
|
224 |
||
225 |
// jump to an invoked target |
|
226 |
void prepare_to_jump_from_interpreted(); |
|
227 |
void jump_from_interpreted(Register method); |
|
228 |
||
229 |
void narrow(Register result); |
|
230 |
||
231 |
// Returning from interpreted functions |
|
232 |
// |
|
233 |
// Removes the current activation (incl. unlocking of monitors) |
|
234 |
// and sets up the return address. This code is also used for |
|
235 |
// exception unwindwing. In that case, we do not want to throw |
|
236 |
// IllegalMonitorStateExceptions, since that might get us into an |
|
237 |
// infinite rethrow exception loop. |
|
238 |
// Additionally this code is used for popFrame and earlyReturn. |
|
239 |
// In popFrame case we want to skip throwing an exception, |
|
240 |
// installing an exception, and notifying jvmdi. |
|
241 |
// In earlyReturn case we only want to skip throwing an exception |
|
242 |
// and installing an exception. |
|
243 |
void remove_activation(TosState state, Register ret_addr, |
|
244 |
bool throw_monitor_exception = true, |
|
245 |
bool install_monitor_exception = true, |
|
246 |
bool notify_jvmdi = true); |
|
247 |
||
248 |
// At certain points in the method invocation the monitor of |
|
249 |
// synchronized methods hasn't been entered yet. |
|
250 |
// To correctly handle exceptions at these points, we set the thread local |
|
251 |
// variable _do_not_unlock_if_synchronized to true. The remove_activation will |
|
252 |
// check this flag. |
|
253 |
void set_do_not_unlock_if_synchronized(bool flag, Register tmp); |
|
254 |
||
255 |
// Debugging |
|
256 |
void interp_verify_oop(Register reg, TosState state, const char* file, int line); // only if +VerifyOops && state == atos |
|
257 |
||
258 |
void verify_FPU(int stack_depth, TosState state = ftos) { |
|
259 |
// No VFP state verification is required for ARM |
|
260 |
} |
|
261 |
||
262 |
// Object locking |
|
263 |
void lock_object (Register lock_reg); |
|
264 |
void unlock_object(Register lock_reg); |
|
265 |
||
266 |
// Interpreter profiling operations |
|
267 |
void set_method_data_pointer_for_bcp(); // Blows R0-R3/R0-R18, Rtemp, LR |
|
268 |
void test_method_data_pointer(Register mdp, Label& zero_continue); |
|
269 |
void verify_method_data_pointer(); |
|
270 |
||
271 |
void set_mdp_data_at(Register mdp_in, int offset, Register value); |
|
272 |
||
273 |
// Increments mdp data. Sets bumped_count register to adjusted counter. |
|
274 |
void increment_mdp_data_at(Address data, Register bumped_count, bool decrement = false); |
|
275 |
// Increments mdp data. Sets bumped_count register to adjusted counter. |
|
276 |
void increment_mdp_data_at(Register mdp_in, int offset, Register bumped_count, bool decrement = false); |
|
277 |
void increment_mask_and_jump(Address counter_addr, |
|
278 |
int increment, Address mask_addr, |
|
279 |
Register scratch, Register scratch2, |
|
280 |
AsmCondition cond, Label* where); |
|
281 |
void set_mdp_flag_at(Register mdp_in, int flag_constant); |
|
282 |
||
283 |
void test_mdp_data_at(Register mdp_in, int offset, Register value, |
|
284 |
Register test_value_out, |
|
285 |
Label& not_equal_continue); |
|
286 |
||
287 |
void record_klass_in_profile(Register receiver, Register mdp, |
|
288 |
Register reg_tmp, bool is_virtual_call); |
|
289 |
void record_klass_in_profile_helper(Register receiver, Register mdp, |
|
290 |
Register reg_tmp, |
|
291 |
int start_row, Label& done, bool is_virtual_call); |
|
292 |
||
293 |
void update_mdp_by_offset(Register mdp_in, int offset_of_offset, Register reg_tmp); |
|
294 |
void update_mdp_by_offset(Register mdp_in, Register reg_offset, Register reg_tmp); |
|
295 |
void update_mdp_by_constant(Register mdp_in, int constant); |
|
296 |
void update_mdp_for_ret(Register return_bci); // Blows R0-R3/R0-R18, Rtemp, LR |
|
297 |
||
298 |
void profile_taken_branch(Register mdp, Register bumped_count); // Sets mdp, bumped_count registers, blows Rtemp. |
|
299 |
void profile_not_taken_branch(Register mdp); // Sets mdp, blows Rtemp. |
|
300 |
||
301 |
void profile_call(Register mdp); // Sets mdp, blows Rtemp. |
|
302 |
void profile_final_call(Register mdp); // Sets mdp, blows Rtemp. |
|
303 |
void profile_virtual_call(Register mdp, Register receiver, // Sets mdp, blows Rtemp. |
|
304 |
bool receiver_can_be_null = false); |
|
305 |
void profile_ret(Register mdp, Register return_bci); // Sets mdp, blows R0-R3/R0-R18, Rtemp, LR |
|
306 |
void profile_null_seen(Register mdp); // Sets mdp. |
|
307 |
void profile_typecheck(Register mdp, Register klass); // Sets mdp, blows Rtemp. |
|
308 |
||
309 |
void profile_typecheck_failed(Register mdp); // Sets mdp, blows Rtemp. |
|
310 |
void profile_switch_default(Register mdp); // Sets mdp, blows Rtemp. |
|
311 |
||
312 |
// Sets mdp. Blows reg_tmp1, reg_tmp2. Index could be the same as reg_tmp2. |
|
313 |
void profile_switch_case(Register mdp, Register index, Register reg_tmp1, Register reg_tmp2); |
|
314 |
||
315 |
void byteswap_u32(Register r, Register rtmp1, Register rtmp2); |
|
316 |
||
317 |
void inc_global_counter(address address_of_counter, int offset_in_bytes, Register tmp1, Register tmp2, bool avoid_overflow); |
|
318 |
||
319 |
typedef enum { NotifyJVMTI, SkipNotifyJVMTI } NotifyMethodExitMode; |
|
320 |
||
321 |
// support for jvmti |
|
322 |
void notify_method_entry(); |
|
323 |
void notify_method_exit(TosState state, NotifyMethodExitMode mode, |
|
324 |
bool native = false, Register result_lo = noreg, Register result_hi = noreg, FloatRegister result_fp = fnoreg); |
|
325 |
||
326 |
void trace_state(const char* msg) PRODUCT_RETURN; |
|
327 |
||
46300
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
328 |
void get_method_counters(Register method, |
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
329 |
Register Rcounters, |
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
330 |
Label& skip, |
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
331 |
bool saveRegs = false, |
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
332 |
Register reg1 = noreg, |
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
333 |
Register reg2 = noreg, |
b8c77e61e99e
8155980: ARM InterpreterMacroAssembler::get_method_counters() should not be saving caller saved registers
cjplummer
parents:
46294
diff
changeset
|
334 |
Register reg3 = noreg); |
42664 | 335 |
}; |
336 |
||
337 |
#endif // CPU_ARM_VM_INTERP_MASM_ARM_HPP |