author | vlivanov |
Fri, 04 Dec 2015 23:46:19 +0300 | |
changeset 35086 | bbf32241d851 |
parent 31590 | 427d073af867 |
child 35112 | b3c4347bb751 |
permissions | -rw-r--r-- |
29183 | 1 |
/* |
31590
427d073af867
8086069: Adapt runtime calls to recent intrinsics to pass ints as long
goetz
parents:
29183
diff
changeset
|
2 |
* Copyright (c) 1999, 2015, Oracle and/or its affiliates. All rights reserved. |
427d073af867
8086069: Adapt runtime calls to recent intrinsics to pass ints as long
goetz
parents:
29183
diff
changeset
|
3 |
* Copyright (c) 2014, 2015, Red Hat Inc. All rights reserved. |
29183 | 4 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
5 |
* |
|
6 |
* This code is free software; you can redistribute it and/or modify it |
|
7 |
* under the terms of the GNU General Public License version 2 only, as |
|
8 |
* published by the Free Software Foundation. |
|
9 |
* |
|
10 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
11 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
12 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
13 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
14 |
* accompanied this code). |
|
15 |
* |
|
16 |
* You should have received a copy of the GNU General Public License version |
|
17 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
18 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
19 |
* |
|
20 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
21 |
* or visit www.oracle.com if you need additional information or have any |
|
22 |
* questions. |
|
23 |
* |
|
24 |
*/ |
|
25 |
||
26 |
#ifndef CPU_AARCH64_VM_GLOBALDEFINITIONS_AARCH64_HPP |
|
27 |
#define CPU_AARCH64_VM_GLOBALDEFINITIONS_AARCH64_HPP |
|
28 |
||
29 |
const int StackAlignmentInBytes = 16; |
|
30 |
||
31 |
#define SUPPORTS_NATIVE_CX8 |
|
32 |
||
33 |
// The maximum B/BL offset range on AArch64 is 128MB. |
|
34 |
#undef CODE_CACHE_DEFAULT_LIMIT |
|
35 |
#define CODE_CACHE_DEFAULT_LIMIT (128*M) |
|
36 |
||
37 |
// According to the ARMv8 ARM, "Concurrent modification and execution |
|
38 |
// of instructions can lead to the resulting instruction performing |
|
39 |
// any behavior that can be achieved by executing any sequence of |
|
40 |
// instructions that can be executed from the same Exception level, |
|
41 |
// except where the instruction before modification and the |
|
42 |
// instruction after modification is a B, BL, NOP, BKPT, SVC, HVC, or |
|
43 |
// SMC instruction." |
|
44 |
// |
|
45 |
// This makes the games we play when patching difficult, so when we |
|
46 |
// come across an access that needs patching we deoptimize. There are |
|
47 |
// ways we can avoid this, but these would slow down C1-compiled code |
|
48 |
// in the defauilt case. We could revisit this decision if we get any |
|
49 |
// evidence that it's worth doing. |
|
50 |
#define DEOPTIMIZE_WHEN_PATCHING |
|
51 |
||
52 |
#endif // CPU_AARCH64_VM_GLOBALDEFINITIONS_AARCH64_HPP |