author | kvn |
Tue, 28 Jan 2014 12:25:34 -0800 | |
changeset 22872 | b6902ee5bc8d |
parent 22234 | da823d78ad65 |
parent 22844 | 90f76a40ed8a |
child 26913 | 9ad70cd32368 |
permissions | -rw-r--r-- |
1 | 1 |
/* |
22234
da823d78ad65
8029233: Update copyright year to match last edit in jdk8 hotspot repository for 2013
mikael
parents:
17383
diff
changeset
|
2 |
* Copyright (c) 1997, 2013, Oracle and/or its affiliates. All rights reserved. |
1 | 3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 |
* |
|
5 |
* This code is free software; you can redistribute it and/or modify it |
|
6 |
* under the terms of the GNU General Public License version 2 only, as |
|
7 |
* published by the Free Software Foundation. |
|
8 |
* |
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
13 |
* accompanied this code). |
|
14 |
* |
|
15 |
* You should have received a copy of the GNU General Public License version |
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
18 |
* |
|
5547
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
3676
diff
changeset
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
3676
diff
changeset
|
20 |
* or visit www.oracle.com if you need additional information or have any |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
3676
diff
changeset
|
21 |
* questions. |
1 | 22 |
* |
23 |
*/ |
|
24 |
||
7397 | 25 |
#include "precompiled.hpp" |
26 |
#include "code/nmethod.hpp" |
|
27 |
#include "compiler/compileBroker.hpp" |
|
28 |
#include "opto/compile.hpp" |
|
22844
90f76a40ed8a
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
17383
diff
changeset
|
29 |
#include "opto/matcher.hpp" |
7397 | 30 |
#include "opto/node.hpp" |
31 |
#include "opto/phase.hpp" |
|
1 | 32 |
|
33 |
#ifndef PRODUCT |
|
34 |
int Phase::_total_bytes_compiled = 0; |
|
35 |
||
36 |
elapsedTimer Phase::_t_totalCompilation; |
|
37 |
elapsedTimer Phase::_t_methodCompilation; |
|
38 |
elapsedTimer Phase::_t_stubCompilation; |
|
39 |
#endif |
|
40 |
||
41 |
// The next timers used for LogCompilation |
|
42 |
elapsedTimer Phase::_t_parser; |
|
43 |
elapsedTimer Phase::_t_optimizer; |
|
12158
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
44 |
elapsedTimer Phase::_t_escapeAnalysis; |
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
45 |
elapsedTimer Phase::_t_connectionGraph; |
1 | 46 |
elapsedTimer Phase::_t_idealLoop; |
47 |
elapsedTimer Phase::_t_ccp; |
|
48 |
elapsedTimer Phase::_t_matcher; |
|
49 |
elapsedTimer Phase::_t_registerAllocation; |
|
50 |
elapsedTimer Phase::_t_output; |
|
51 |
||
52 |
#ifndef PRODUCT |
|
53 |
elapsedTimer Phase::_t_graphReshaping; |
|
54 |
elapsedTimer Phase::_t_scheduler; |
|
1498 | 55 |
elapsedTimer Phase::_t_blockOrdering; |
12158
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
56 |
elapsedTimer Phase::_t_macroEliminate; |
1 | 57 |
elapsedTimer Phase::_t_macroExpand; |
58 |
elapsedTimer Phase::_t_peephole; |
|
22844
90f76a40ed8a
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
17383
diff
changeset
|
59 |
elapsedTimer Phase::_t_postalloc_expand; |
1 | 60 |
elapsedTimer Phase::_t_codeGeneration; |
61 |
elapsedTimer Phase::_t_registerMethod; |
|
62 |
elapsedTimer Phase::_t_temporaryTimer1; |
|
63 |
elapsedTimer Phase::_t_temporaryTimer2; |
|
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
64 |
elapsedTimer Phase::_t_idealLoopVerify; |
1 | 65 |
|
66 |
// Subtimers for _t_optimizer |
|
67 |
elapsedTimer Phase::_t_iterGVN; |
|
68 |
elapsedTimer Phase::_t_iterGVN2; |
|
17383 | 69 |
elapsedTimer Phase::_t_incrInline; |
1 | 70 |
|
71 |
// Subtimers for _t_registerAllocation |
|
72 |
elapsedTimer Phase::_t_ctorChaitin; |
|
73 |
elapsedTimer Phase::_t_buildIFGphysical; |
|
74 |
elapsedTimer Phase::_t_computeLive; |
|
75 |
elapsedTimer Phase::_t_regAllocSplit; |
|
76 |
elapsedTimer Phase::_t_postAllocCopyRemoval; |
|
77 |
elapsedTimer Phase::_t_fixupSpills; |
|
78 |
||
79 |
// Subtimers for _t_output |
|
80 |
elapsedTimer Phase::_t_instrSched; |
|
81 |
elapsedTimer Phase::_t_buildOopMaps; |
|
82 |
#endif |
|
83 |
||
84 |
//------------------------------Phase------------------------------------------ |
|
85 |
Phase::Phase( PhaseNumber pnum ) : _pnum(pnum), C( pnum == Compiler ? NULL : Compile::current()) { |
|
2131 | 86 |
// Poll for requests from shutdown mechanism to quiesce compiler (4448539, 4448544). |
1 | 87 |
// This is an effective place to poll, since the compiler is full of phases. |
88 |
// In particular, every inlining site uses a recursively created Parse phase. |
|
89 |
CompileBroker::maybe_block(); |
|
90 |
} |
|
91 |
||
92 |
#ifndef PRODUCT |
|
93 |
static const double minimum_reported_time = 0.0001; // seconds |
|
94 |
static const double expected_method_compile_coverage = 0.97; // % |
|
95 |
static const double minimum_meaningful_method_compile = 2.00; // seconds |
|
96 |
||
97 |
void Phase::print_timers() { |
|
98 |
tty->print_cr ("Accumulated compiler times:"); |
|
99 |
tty->print_cr ("---------------------------"); |
|
100 |
tty->print_cr (" Total compilation: %3.3f sec.", Phase::_t_totalCompilation.seconds()); |
|
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
101 |
tty->print (" method compilation : %3.3f sec", Phase::_t_methodCompilation.seconds()); |
1 | 102 |
tty->print ("/%d bytes",_total_bytes_compiled); |
103 |
tty->print_cr (" (%3.0f bytes per sec) ", Phase::_total_bytes_compiled / Phase::_t_methodCompilation.seconds()); |
|
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
104 |
tty->print_cr (" stub compilation : %3.3f sec.", Phase::_t_stubCompilation.seconds()); |
1 | 105 |
tty->print_cr (" Phases:"); |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
106 |
tty->print_cr (" parse : %3.3f sec", Phase::_t_parser.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
107 |
tty->print_cr (" optimizer : %3.3f sec", Phase::_t_optimizer.seconds()); |
1 | 108 |
if( Verbose || WizardMode ) { |
8319 | 109 |
if (DoEscapeAnalysis) { |
110 |
// EA is part of Optimizer. |
|
111 |
tty->print_cr (" escape analysis: %3.3f sec", Phase::_t_escapeAnalysis.seconds()); |
|
12158
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
112 |
tty->print_cr (" connection graph: %3.3f sec", Phase::_t_connectionGraph.seconds()); |
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
113 |
tty->print_cr (" macroEliminate : %3.3f sec", Phase::_t_macroEliminate.seconds()); |
8319 | 114 |
} |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
115 |
tty->print_cr (" iterGVN : %3.3f sec", Phase::_t_iterGVN.seconds()); |
17383 | 116 |
tty->print_cr (" incrInline : %3.3f sec", Phase::_t_incrInline.seconds()); |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
117 |
tty->print_cr (" idealLoop : %3.3f sec", Phase::_t_idealLoop.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
118 |
tty->print_cr (" idealLoopVerify: %3.3f sec", Phase::_t_idealLoopVerify.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
119 |
tty->print_cr (" ccp : %3.3f sec", Phase::_t_ccp.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
120 |
tty->print_cr (" iterGVN2 : %3.3f sec", Phase::_t_iterGVN2.seconds()); |
8319 | 121 |
tty->print_cr (" macroExpand : %3.3f sec", Phase::_t_macroExpand.seconds()); |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
122 |
tty->print_cr (" graphReshape : %3.3f sec", Phase::_t_graphReshaping.seconds()); |
12158
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
123 |
double optimizer_subtotal = Phase::_t_iterGVN.seconds() + Phase::_t_iterGVN2.seconds() + |
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
124 |
Phase::_t_escapeAnalysis.seconds() + Phase::_t_macroEliminate.seconds() + |
1 | 125 |
Phase::_t_idealLoop.seconds() + Phase::_t_ccp.seconds() + |
12158
f24f2560da32
7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents:
8319
diff
changeset
|
126 |
Phase::_t_macroExpand.seconds() + Phase::_t_graphReshaping.seconds(); |
1 | 127 |
double percent_of_optimizer = ((optimizer_subtotal == 0.0) ? 0.0 : (optimizer_subtotal / Phase::_t_optimizer.seconds() * 100.0)); |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
128 |
tty->print_cr (" subtotal : %3.3f sec, %3.2f %%", optimizer_subtotal, percent_of_optimizer); |
1 | 129 |
} |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
130 |
tty->print_cr (" matcher : %3.3f sec", Phase::_t_matcher.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
131 |
tty->print_cr (" scheduler : %3.3f sec", Phase::_t_scheduler.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
132 |
tty->print_cr (" regalloc : %3.3f sec", Phase::_t_registerAllocation.seconds()); |
1 | 133 |
if( Verbose || WizardMode ) { |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
134 |
tty->print_cr (" ctorChaitin : %3.3f sec", Phase::_t_ctorChaitin.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
135 |
tty->print_cr (" buildIFG : %3.3f sec", Phase::_t_buildIFGphysical.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
136 |
tty->print_cr (" computeLive : %3.3f sec", Phase::_t_computeLive.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
137 |
tty->print_cr (" regAllocSplit : %3.3f sec", Phase::_t_regAllocSplit.seconds()); |
1 | 138 |
tty->print_cr (" postAllocCopyRemoval: %3.3f sec", Phase::_t_postAllocCopyRemoval.seconds()); |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
139 |
tty->print_cr (" fixupSpills : %3.3f sec", Phase::_t_fixupSpills.seconds()); |
1 | 140 |
double regalloc_subtotal = Phase::_t_ctorChaitin.seconds() + |
141 |
Phase::_t_buildIFGphysical.seconds() + Phase::_t_computeLive.seconds() + |
|
142 |
Phase::_t_regAllocSplit.seconds() + Phase::_t_fixupSpills.seconds() + |
|
143 |
Phase::_t_postAllocCopyRemoval.seconds(); |
|
144 |
double percent_of_regalloc = ((regalloc_subtotal == 0.0) ? 0.0 : (regalloc_subtotal / Phase::_t_registerAllocation.seconds() * 100.0)); |
|
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
145 |
tty->print_cr (" subtotal : %3.3f sec, %3.2f %%", regalloc_subtotal, percent_of_regalloc); |
1 | 146 |
} |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
147 |
tty->print_cr (" blockOrdering : %3.3f sec", Phase::_t_blockOrdering.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
148 |
tty->print_cr (" peephole : %3.3f sec", Phase::_t_peephole.seconds()); |
22844
90f76a40ed8a
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
17383
diff
changeset
|
149 |
if (Matcher::require_postalloc_expand) { |
90f76a40ed8a
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
17383
diff
changeset
|
150 |
tty->print_cr (" postalloc_expand: %3.3f sec", Phase::_t_postalloc_expand.seconds()); |
90f76a40ed8a
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
17383
diff
changeset
|
151 |
} |
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
152 |
tty->print_cr (" codeGen : %3.3f sec", Phase::_t_codeGeneration.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
153 |
tty->print_cr (" install_code : %3.3f sec", Phase::_t_registerMethod.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
154 |
tty->print_cr (" -------------- : ----------"); |
1 | 155 |
double phase_subtotal = Phase::_t_parser.seconds() + |
156 |
Phase::_t_optimizer.seconds() + Phase::_t_graphReshaping.seconds() + |
|
157 |
Phase::_t_matcher.seconds() + Phase::_t_scheduler.seconds() + |
|
1498 | 158 |
Phase::_t_registerAllocation.seconds() + Phase::_t_blockOrdering.seconds() + |
1 | 159 |
Phase::_t_codeGeneration.seconds() + Phase::_t_registerMethod.seconds(); |
160 |
double percent_of_method_compile = ((phase_subtotal == 0.0) ? 0.0 : phase_subtotal / Phase::_t_methodCompilation.seconds()) * 100.0; |
|
161 |
// counters inside Compile::CodeGen include time for adapters and stubs |
|
162 |
// so phase-total can be greater than 100% |
|
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
163 |
tty->print_cr (" total : %3.3f sec, %3.2f %%", phase_subtotal, percent_of_method_compile); |
1 | 164 |
|
165 |
assert( percent_of_method_compile > expected_method_compile_coverage || |
|
166 |
phase_subtotal < minimum_meaningful_method_compile, |
|
167 |
"Must account for method compilation"); |
|
168 |
||
169 |
if( Phase::_t_temporaryTimer1.seconds() > minimum_reported_time ) { |
|
170 |
tty->cr(); |
|
171 |
tty->print_cr (" temporaryTimer1: %3.3f sec", Phase::_t_temporaryTimer1.seconds()); |
|
172 |
} |
|
173 |
if( Phase::_t_temporaryTimer2.seconds() > minimum_reported_time ) { |
|
174 |
tty->cr(); |
|
175 |
tty->print_cr (" temporaryTimer2: %3.3f sec", Phase::_t_temporaryTimer2.seconds()); |
|
176 |
} |
|
3676
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
177 |
tty->print_cr (" output : %3.3f sec", Phase::_t_output.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
178 |
tty->print_cr (" isched : %3.3f sec", Phase::_t_instrSched.seconds()); |
3bac3e882cd3
6862956: PhaseIdealLoop should have a CFG verification mode
never
parents:
2131
diff
changeset
|
179 |
tty->print_cr (" bldOopMaps : %3.3f sec", Phase::_t_buildOopMaps.seconds()); |
1 | 180 |
} |
181 |
#endif |