hotspot/src/cpu/sparc/vm/c1_Defs_sparc.hpp
author kamg
Fri, 06 Jun 2008 13:43:36 -0400
changeset 605 a4a9ed21e981
parent 1 489c9b5090e2
child 3683 bbf665be687c
permissions -rw-r--r--
Merge
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
489c9b5090e2 Initial load
duke
parents:
diff changeset
     2
 * Copyright 2000-2005 Sun Microsystems, Inc.  All Rights Reserved.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    19
 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    20
 * CA 95054 USA or visit www.sun.com if you need additional information or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    21
 * have any questions.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
489c9b5090e2 Initial load
duke
parents:
diff changeset
    25
// native word offsets from memory address (big endian)
489c9b5090e2 Initial load
duke
parents:
diff changeset
    26
enum {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    27
  pd_lo_word_offset_in_bytes = BytesPerInt,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    28
  pd_hi_word_offset_in_bytes = 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
    29
};
489c9b5090e2 Initial load
duke
parents:
diff changeset
    30
489c9b5090e2 Initial load
duke
parents:
diff changeset
    31
489c9b5090e2 Initial load
duke
parents:
diff changeset
    32
// explicit rounding operations are not required to implement the strictFP mode
489c9b5090e2 Initial load
duke
parents:
diff changeset
    33
enum {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    34
  pd_strict_fp_requires_explicit_rounding = false
489c9b5090e2 Initial load
duke
parents:
diff changeset
    35
};
489c9b5090e2 Initial load
duke
parents:
diff changeset
    36
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
// registers
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
enum {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    40
  pd_nof_cpu_regs_frame_map = 32,  // number of registers used during code emission
489c9b5090e2 Initial load
duke
parents:
diff changeset
    41
  pd_nof_caller_save_cpu_regs_frame_map = 6,  // number of cpu registers killed by calls
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
  pd_nof_cpu_regs_reg_alloc = 20,  // number of registers that are visible to register allocator
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
  pd_nof_cpu_regs_linearscan = 32,// number of registers visible linear scan
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
  pd_first_cpu_reg = 0,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
  pd_last_cpu_reg = 31,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
  pd_last_allocatable_cpu_reg = 19,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
  pd_first_callee_saved_reg = 0,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
  pd_last_callee_saved_reg = 13,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
  pd_nof_fpu_regs_frame_map = 32,  // number of registers used during code emission
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
  pd_nof_caller_save_fpu_regs_frame_map = 32,  // number of fpu registers killed by calls
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
  pd_nof_fpu_regs_reg_alloc = 32,  // number of registers that are visible to register allocator
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
  pd_nof_fpu_regs_linearscan = 32, // number of registers visible to linear scan
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
  pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
  pd_last_fpu_reg =  pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map - 1,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
  pd_nof_xmm_regs_linearscan = 0,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
  pd_nof_caller_save_xmm_regs = 0,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
  pd_first_xmm_reg = -1,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
  pd_last_xmm_reg = -1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
};
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
// for debug info: a float value in a register is saved in single precision by runtime stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
enum {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
  pd_float_saved_as_double = false
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
};