hotspot/src/share/vm/opto/mulnode.cpp
author roland
Tue, 22 Sep 2015 15:25:34 +0200
changeset 33078 9452eb89c16d
parent 27471 6e56277909f1
child 35155 db692d3ebbcc
permissions -rw-r--r--
8136926: phi == NULL assert in PhaseIdealLoop::try_move_store_after_loop Summary: multiple phis on same slice are possible in a loop Reviewed-by: kvn, mcberg
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
13963
e5b53c306fb5 7197424: update copyright year to match last edit in jdk8 hotspot repository
mikael
parents: 13895
diff changeset
     2
 * Copyright (c) 1997, 2012, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 3597
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 3597
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 3597
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    25
#include "precompiled.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    26
#include "memory/allocation.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    27
#include "opto/addnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    28
#include "opto/connode.hpp"
23528
8f1a7f5e8066 8001532: C2 node files refactoring
morris
parents: 22845
diff changeset
    29
#include "opto/convertnode.hpp"
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    30
#include "opto/memnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    31
#include "opto/mulnode.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    32
#include "opto/phaseX.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    33
#include "opto/subnode.hpp"
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    34
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    35
// Portions of code courtesy of Clifford Click
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    36
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
//------------------------------hash-------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    40
// Hash function over MulNodes.  Needs to be commutative; i.e., I swap
489c9b5090e2 Initial load
duke
parents:
diff changeset
    41
// (commute) inputs to MulNodes willy-nilly so the hash function must return
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
// the same value in the presence of edge swapping.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
uint MulNode::hash() const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
  return (uintptr_t)in(1) + (uintptr_t)in(2) + Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
// Multiplying a one preserves the other argument
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
Node *MulNode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
  register const Type *one = mul_id();  // The multiplicative identity
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
  if( phase->type( in(1) )->higher_equal( one ) ) return in(2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
  if( phase->type( in(2) )->higher_equal( one ) ) return in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
  return this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
// We also canonicalize the Node, moving constants to the right input,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
// and flatten expressions (so that 1+x+2 becomes x+3).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
Node *MulNode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
  Node *progress = NULL;        // Progress flag
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
  // We are OK if right is a constant, or right is a load and
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
  // left is a non-constant.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
  if( !(t2->singleton() ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
        (in(2)->is_Load() && !(t1->singleton() || in(1)->is_Load())) ) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
    if( t1->singleton() ||       // Left input is a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
    69
        // Otherwise, sort inputs (commutativity) to help value numbering.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
        (in(1)->_idx > in(2)->_idx) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    71
      swap_edges(1, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
      const Type *t = t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
      t1 = t2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
      t2 = t;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    75
      progress = this;            // Made progress
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
  // If the right input is a constant, and the left input is a product of a
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
  // constant, flatten the expression tree.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
  uint op = Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
  if( t2->singleton() &&        // Right input is a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
      op != Op_MulF &&          // Float & double cannot reassociate
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
      op != Op_MulD ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
    if( t2 == Type::TOP ) return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    86
    Node *mul1 = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    87
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    88
    // Check for dead loop
489c9b5090e2 Initial load
duke
parents:
diff changeset
    89
    int   op1 = mul1->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    90
    if( phase->eqv( mul1, this ) || phase->eqv( in(2), this ) ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
    91
        ( op1 == mul_opcode() || op1 == add_opcode() ) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
    92
        ( phase->eqv( mul1->in(1), this ) || phase->eqv( mul1->in(2), this ) ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
    93
          phase->eqv( mul1->in(1), mul1 ) || phase->eqv( mul1->in(2), mul1 ) ) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
    94
      assert(false, "dead loop in MulNode::Ideal");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    95
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    96
489c9b5090e2 Initial load
duke
parents:
diff changeset
    97
    if( mul1->Opcode() == mul_opcode() ) {  // Left input is a multiply?
489c9b5090e2 Initial load
duke
parents:
diff changeset
    98
      // Mul of a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
    99
      const Type *t12 = phase->type( mul1->in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   100
      if( t12->singleton() && t12 != Type::TOP) { // Left input is an add of a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   101
        // Compute new constant; check for overflow
10255
bab46e6f7661 7069452: Cleanup NodeFlags
kvn
parents: 7397
diff changeset
   102
        const Type *tcon01 = ((MulNode*)mul1)->mul_ring(t2,t12);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   103
        if( tcon01->singleton() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   104
          // The Mul of the flattened expression
489c9b5090e2 Initial load
duke
parents:
diff changeset
   105
          set_req(1, mul1->in(1));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   106
          set_req(2, phase->makecon( tcon01 ));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   107
          t2 = tcon01;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   108
          progress = this;      // Made progress
489c9b5090e2 Initial load
duke
parents:
diff changeset
   109
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   110
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   111
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   112
    // If the right input is a constant, and the left input is an add of a
489c9b5090e2 Initial load
duke
parents:
diff changeset
   113
    // constant, flatten the tree: (X+con1)*con0 ==> X*con0 + con1*con0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   114
    const Node *add1 = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   115
    if( add1->Opcode() == add_opcode() ) {      // Left input is an add?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   116
      // Add of a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   117
      const Type *t12 = phase->type( add1->in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   118
      if( t12->singleton() && t12 != Type::TOP ) { // Left input is an add of a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   119
        assert( add1->in(1) != add1, "dead loop in MulNode::Ideal" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   120
        // Compute new constant; check for overflow
489c9b5090e2 Initial load
duke
parents:
diff changeset
   121
        const Type *tcon01 = mul_ring(t2,t12);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   122
        if( tcon01->singleton() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   123
489c9b5090e2 Initial load
duke
parents:
diff changeset
   124
        // Convert (X+con1)*con0 into X*con0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   125
          Node *mul = clone();    // mul = ()*con0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   126
          mul->set_req(1,add1->in(1));  // mul = X*con0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   127
          mul = phase->transform(mul);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   128
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
          Node *add2 = add1->clone();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   130
          add2->set_req(1, mul);        // X*con0 + con0*con1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   131
          add2->set_req(2, phase->makecon(tcon01) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   132
          progress = add2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   133
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   134
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   135
    } // End of is left input an add
489c9b5090e2 Initial load
duke
parents:
diff changeset
   136
  } // End of is right input a Mul
489c9b5090e2 Initial load
duke
parents:
diff changeset
   137
489c9b5090e2 Initial load
duke
parents:
diff changeset
   138
  return progress;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   139
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   140
489c9b5090e2 Initial load
duke
parents:
diff changeset
   141
//------------------------------Value-----------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   142
const Type *MulNode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   143
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   144
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   145
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
   146
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   147
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   148
489c9b5090e2 Initial load
duke
parents:
diff changeset
   149
  // Either input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   150
  // Not valid for floats or doubles since +0.0 * -0.0 --> +0.0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   151
  int op = Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   152
  if( op == Op_MulI || op == Op_AndI || op == Op_MulL || op == Op_AndL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   153
    const Type *zero = add_id();        // The multiplicative zero
489c9b5090e2 Initial load
duke
parents:
diff changeset
   154
    if( t1->higher_equal( zero ) ) return zero;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   155
    if( t2->higher_equal( zero ) ) return zero;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   156
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   157
489c9b5090e2 Initial load
duke
parents:
diff changeset
   158
  // Either input is BOTTOM ==> the result is the local BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
   159
  if( t1 == Type::BOTTOM || t2 == Type::BOTTOM )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   160
    return bottom_type();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   161
1436
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   162
#if defined(IA32)
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   163
  // Can't trust native compilers to properly fold strict double
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   164
  // multiplication with round-to-zero on this platform.
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   165
  if (op == Op_MulD && phase->C->method()->is_strict()) {
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   166
    return TypeD::DOUBLE;
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   167
  }
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   168
#endif
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   169
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   170
  return mul_ring(t1,t2);            // Local flavor of type multiplication
489c9b5090e2 Initial load
duke
parents:
diff changeset
   171
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   172
489c9b5090e2 Initial load
duke
parents:
diff changeset
   173
489c9b5090e2 Initial load
duke
parents:
diff changeset
   174
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   175
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   176
// Check for power-of-2 multiply, then try the regular MulNode::Ideal
489c9b5090e2 Initial load
duke
parents:
diff changeset
   177
Node *MulINode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   178
  // Swap constant to right
489c9b5090e2 Initial load
duke
parents:
diff changeset
   179
  jint con;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   180
  if ((con = in(1)->find_int_con(0)) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   181
    swap_edges(1, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   182
    // Finish rest of method to use info in 'con'
489c9b5090e2 Initial load
duke
parents:
diff changeset
   183
  } else if ((con = in(2)->find_int_con(0)) == 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   184
    return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   185
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   186
489c9b5090e2 Initial load
duke
parents:
diff changeset
   187
  // Now we have a constant Node on the right and the constant in con
489c9b5090e2 Initial load
duke
parents:
diff changeset
   188
  if( con == 0 ) return NULL;   // By zero is handled by Value call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   189
  if( con == 1 ) return NULL;   // By one  is handled by Identity call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   190
489c9b5090e2 Initial load
duke
parents:
diff changeset
   191
  // Check for negative constant; if so negate the final result
489c9b5090e2 Initial load
duke
parents:
diff changeset
   192
  bool sign_flip = false;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   193
  if( con < 0 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   194
    con = -con;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   195
    sign_flip = true;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   196
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   197
489c9b5090e2 Initial load
duke
parents:
diff changeset
   198
  // Get low bit; check for being the only bit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   199
  Node *res = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   200
  jint bit1 = con & -con;       // Extract low bit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   201
  if( bit1 == con ) {           // Found a power of 2?
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   202
    res = new LShiftINode( in(1), phase->intcon(log2_intptr(bit1)) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   203
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   204
489c9b5090e2 Initial load
duke
parents:
diff changeset
   205
    // Check for constant with 2 bits set
489c9b5090e2 Initial load
duke
parents:
diff changeset
   206
    jint bit2 = con-bit1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   207
    bit2 = bit2 & -bit2;          // Extract 2nd bit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   208
    if( bit2 + bit1 == con ) {    // Found all bits in con?
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   209
      Node *n1 = phase->transform( new LShiftINode( in(1), phase->intcon(log2_intptr(bit1)) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   210
      Node *n2 = phase->transform( new LShiftINode( in(1), phase->intcon(log2_intptr(bit2)) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   211
      res = new AddINode( n2, n1 );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   212
489c9b5090e2 Initial load
duke
parents:
diff changeset
   213
    } else if (is_power_of_2(con+1)) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   214
      // Sleezy: power-of-2 -1.  Next time be generic.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   215
      jint temp = (jint) (con + 1);
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   216
      Node *n1 = phase->transform( new LShiftINode( in(1), phase->intcon(log2_intptr(temp)) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   217
      res = new SubINode( n1, in(1) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   218
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   219
      return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   220
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   221
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   222
489c9b5090e2 Initial load
duke
parents:
diff changeset
   223
  if( sign_flip ) {             // Need to negate result?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   224
    res = phase->transform(res);// Transform, before making the zero con
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   225
    res = new SubINode(phase->intcon(0),res);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   226
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   227
489c9b5090e2 Initial load
duke
parents:
diff changeset
   228
  return res;                   // Return final result
489c9b5090e2 Initial load
duke
parents:
diff changeset
   229
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   230
489c9b5090e2 Initial load
duke
parents:
diff changeset
   231
//------------------------------mul_ring---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   232
// Compute the product type of two integer ranges into this node.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   233
const Type *MulINode::mul_ring(const Type *t0, const Type *t1) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   234
  const TypeInt *r0 = t0->is_int(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   235
  const TypeInt *r1 = t1->is_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   236
489c9b5090e2 Initial load
duke
parents:
diff changeset
   237
  // Fetch endpoints of all ranges
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   238
  int32_t lo0 = r0->_lo;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   239
  double a = (double)lo0;
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   240
  int32_t hi0 = r0->_hi;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   241
  double b = (double)hi0;
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   242
  int32_t lo1 = r1->_lo;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   243
  double c = (double)lo1;
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   244
  int32_t hi1 = r1->_hi;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   245
  double d = (double)hi1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   246
489c9b5090e2 Initial load
duke
parents:
diff changeset
   247
  // Compute all endpoints & check for overflow
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   248
  int32_t A = lo0*lo1;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   249
  if( (double)A != a*c ) return TypeInt::INT; // Overflow?
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   250
  int32_t B = lo0*hi1;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   251
  if( (double)B != a*d ) return TypeInt::INT; // Overflow?
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   252
  int32_t C = hi0*lo1;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   253
  if( (double)C != b*c ) return TypeInt::INT; // Overflow?
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
   254
  int32_t D = hi0*hi1;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   255
  if( (double)D != b*d ) return TypeInt::INT; // Overflow?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   256
489c9b5090e2 Initial load
duke
parents:
diff changeset
   257
  if( A < B ) { lo0 = A; hi0 = B; } // Sort range endpoints
489c9b5090e2 Initial load
duke
parents:
diff changeset
   258
  else { lo0 = B; hi0 = A; }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   259
  if( C < D ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   260
    if( C < lo0 ) lo0 = C;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   261
    if( D > hi0 ) hi0 = D;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   262
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   263
    if( D < lo0 ) lo0 = D;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   264
    if( C > hi0 ) hi0 = C;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   265
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   266
  return TypeInt::make(lo0, hi0, MAX2(r0->_widen,r1->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   267
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   268
489c9b5090e2 Initial load
duke
parents:
diff changeset
   269
489c9b5090e2 Initial load
duke
parents:
diff changeset
   270
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   271
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   272
// Check for power-of-2 multiply, then try the regular MulNode::Ideal
489c9b5090e2 Initial load
duke
parents:
diff changeset
   273
Node *MulLNode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   274
  // Swap constant to right
489c9b5090e2 Initial load
duke
parents:
diff changeset
   275
  jlong con;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   276
  if ((con = in(1)->find_long_con(0)) != 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   277
    swap_edges(1, 2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   278
    // Finish rest of method to use info in 'con'
489c9b5090e2 Initial load
duke
parents:
diff changeset
   279
  } else if ((con = in(2)->find_long_con(0)) == 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   280
    return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   281
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   282
489c9b5090e2 Initial load
duke
parents:
diff changeset
   283
  // Now we have a constant Node on the right and the constant in con
489c9b5090e2 Initial load
duke
parents:
diff changeset
   284
  if( con == CONST64(0) ) return NULL;  // By zero is handled by Value call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   285
  if( con == CONST64(1) ) return NULL;  // By one  is handled by Identity call
489c9b5090e2 Initial load
duke
parents:
diff changeset
   286
489c9b5090e2 Initial load
duke
parents:
diff changeset
   287
  // Check for negative constant; if so negate the final result
489c9b5090e2 Initial load
duke
parents:
diff changeset
   288
  bool sign_flip = false;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   289
  if( con < 0 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   290
    con = -con;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   291
    sign_flip = true;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   292
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   293
489c9b5090e2 Initial load
duke
parents:
diff changeset
   294
  // Get low bit; check for being the only bit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   295
  Node *res = NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   296
  jlong bit1 = con & -con;      // Extract low bit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   297
  if( bit1 == con ) {           // Found a power of 2?
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   298
    res = new LShiftLNode( in(1), phase->intcon(log2_long(bit1)) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   299
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   300
489c9b5090e2 Initial load
duke
parents:
diff changeset
   301
    // Check for constant with 2 bits set
489c9b5090e2 Initial load
duke
parents:
diff changeset
   302
    jlong bit2 = con-bit1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   303
    bit2 = bit2 & -bit2;          // Extract 2nd bit
489c9b5090e2 Initial load
duke
parents:
diff changeset
   304
    if( bit2 + bit1 == con ) {    // Found all bits in con?
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   305
      Node *n1 = phase->transform( new LShiftLNode( in(1), phase->intcon(log2_long(bit1)) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   306
      Node *n2 = phase->transform( new LShiftLNode( in(1), phase->intcon(log2_long(bit2)) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   307
      res = new AddLNode( n2, n1 );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   308
489c9b5090e2 Initial load
duke
parents:
diff changeset
   309
    } else if (is_power_of_2_long(con+1)) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   310
      // Sleezy: power-of-2 -1.  Next time be generic.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   311
      jlong temp = (jlong) (con + 1);
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   312
      Node *n1 = phase->transform( new LShiftLNode( in(1), phase->intcon(log2_long(temp)) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   313
      res = new SubLNode( n1, in(1) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   314
    } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   315
      return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   316
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   317
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   318
489c9b5090e2 Initial load
duke
parents:
diff changeset
   319
  if( sign_flip ) {             // Need to negate result?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   320
    res = phase->transform(res);// Transform, before making the zero con
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   321
    res = new SubLNode(phase->longcon(0),res);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   322
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   323
489c9b5090e2 Initial load
duke
parents:
diff changeset
   324
  return res;                   // Return final result
489c9b5090e2 Initial load
duke
parents:
diff changeset
   325
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   326
489c9b5090e2 Initial load
duke
parents:
diff changeset
   327
//------------------------------mul_ring---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   328
// Compute the product type of two integer ranges into this node.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   329
const Type *MulLNode::mul_ring(const Type *t0, const Type *t1) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   330
  const TypeLong *r0 = t0->is_long(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   331
  const TypeLong *r1 = t1->is_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   332
489c9b5090e2 Initial load
duke
parents:
diff changeset
   333
  // Fetch endpoints of all ranges
489c9b5090e2 Initial load
duke
parents:
diff changeset
   334
  jlong lo0 = r0->_lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   335
  double a = (double)lo0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   336
  jlong hi0 = r0->_hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   337
  double b = (double)hi0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   338
  jlong lo1 = r1->_lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   339
  double c = (double)lo1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   340
  jlong hi1 = r1->_hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   341
  double d = (double)hi1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   342
489c9b5090e2 Initial load
duke
parents:
diff changeset
   343
  // Compute all endpoints & check for overflow
489c9b5090e2 Initial load
duke
parents:
diff changeset
   344
  jlong A = lo0*lo1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   345
  if( (double)A != a*c ) return TypeLong::LONG; // Overflow?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   346
  jlong B = lo0*hi1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   347
  if( (double)B != a*d ) return TypeLong::LONG; // Overflow?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   348
  jlong C = hi0*lo1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   349
  if( (double)C != b*c ) return TypeLong::LONG; // Overflow?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   350
  jlong D = hi0*hi1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   351
  if( (double)D != b*d ) return TypeLong::LONG; // Overflow?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   352
489c9b5090e2 Initial load
duke
parents:
diff changeset
   353
  if( A < B ) { lo0 = A; hi0 = B; } // Sort range endpoints
489c9b5090e2 Initial load
duke
parents:
diff changeset
   354
  else { lo0 = B; hi0 = A; }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   355
  if( C < D ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   356
    if( C < lo0 ) lo0 = C;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   357
    if( D > hi0 ) hi0 = D;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   358
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   359
    if( D < lo0 ) lo0 = D;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   360
    if( C > hi0 ) hi0 = C;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   361
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   362
  return TypeLong::make(lo0, hi0, MAX2(r0->_widen,r1->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   363
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   364
489c9b5090e2 Initial load
duke
parents:
diff changeset
   365
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   366
//------------------------------mul_ring---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   367
// Compute the product type of two double ranges into this node.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   368
const Type *MulFNode::mul_ring(const Type *t0, const Type *t1) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   369
  if( t0 == Type::FLOAT || t1 == Type::FLOAT ) return Type::FLOAT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   370
  return TypeF::make( t0->getf() * t1->getf() );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   371
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   372
489c9b5090e2 Initial load
duke
parents:
diff changeset
   373
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   374
//------------------------------mul_ring---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   375
// Compute the product type of two double ranges into this node.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   376
const Type *MulDNode::mul_ring(const Type *t0, const Type *t1) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   377
  if( t0 == Type::DOUBLE || t1 == Type::DOUBLE ) return Type::DOUBLE;
1436
6869d58f4f58 6717150: improper constant folding of subnormal strictfp multiplications and divides
rasbold
parents: 670
diff changeset
   378
  // We must be multiplying 2 double constants.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   379
  return TypeD::make( t0->getd() * t1->getd() );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   380
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   381
489c9b5090e2 Initial load
duke
parents:
diff changeset
   382
//=============================================================================
392
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   383
//------------------------------Value------------------------------------------
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   384
const Type *MulHiLNode::Value( PhaseTransform *phase ) const {
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   385
  // Either input is TOP ==> the result is TOP
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   386
  const Type *t1 = phase->type( in(1) );
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   387
  const Type *t2 = phase->type( in(2) );
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   388
  if( t1 == Type::TOP ) return Type::TOP;
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   389
  if( t2 == Type::TOP ) return Type::TOP;
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   390
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   391
  // Either input is BOTTOM ==> the result is the local BOTTOM
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   392
  const Type *bot = bottom_type();
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   393
  if( (t1 == bot) || (t2 == bot) ||
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   394
      (t1 == Type::BOTTOM) || (t2 == Type::BOTTOM) )
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   395
    return bot;
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   396
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   397
  // It is not worth trying to constant fold this stuff!
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   398
  return TypeLong::LONG;
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   399
}
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   400
0b3167e2f2de 6603011: RFE: Optimize long division
rasbold
parents: 1
diff changeset
   401
//=============================================================================
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   402
//------------------------------mul_ring---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   403
// Supplied function returns the product of the inputs IN THE CURRENT RING.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   404
// For the logical operations the ring's MUL is really a logical AND function.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   405
// This also type-checks the inputs for sanity.  Guaranteed never to
489c9b5090e2 Initial load
duke
parents:
diff changeset
   406
// be passed a TOP or BOTTOM type, these are filtered out by pre-check.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   407
const Type *AndINode::mul_ring( const Type *t0, const Type *t1 ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   408
  const TypeInt *r0 = t0->is_int(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   409
  const TypeInt *r1 = t1->is_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   410
  int widen = MAX2(r0->_widen,r1->_widen);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   411
489c9b5090e2 Initial load
duke
parents:
diff changeset
   412
  // If either input is a constant, might be able to trim cases
489c9b5090e2 Initial load
duke
parents:
diff changeset
   413
  if( !r0->is_con() && !r1->is_con() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   414
    return TypeInt::INT;        // No constants to be had
489c9b5090e2 Initial load
duke
parents:
diff changeset
   415
489c9b5090e2 Initial load
duke
parents:
diff changeset
   416
  // Both constants?  Return bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   417
  if( r0->is_con() && r1->is_con() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   418
    return TypeInt::make( r0->get_con() & r1->get_con() );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   419
489c9b5090e2 Initial load
duke
parents:
diff changeset
   420
  if( r0->is_con() && r0->get_con() > 0 )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   421
    return TypeInt::make(0, r0->get_con(), widen);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   422
489c9b5090e2 Initial load
duke
parents:
diff changeset
   423
  if( r1->is_con() && r1->get_con() > 0 )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   424
    return TypeInt::make(0, r1->get_con(), widen);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   425
489c9b5090e2 Initial load
duke
parents:
diff changeset
   426
  if( r0 == TypeInt::BOOL || r1 == TypeInt::BOOL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   427
    return TypeInt::BOOL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   428
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   429
489c9b5090e2 Initial load
duke
parents:
diff changeset
   430
  return TypeInt::INT;          // No constants to be had
489c9b5090e2 Initial load
duke
parents:
diff changeset
   431
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   432
489c9b5090e2 Initial load
duke
parents:
diff changeset
   433
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   434
// Masking off the high bits of an unsigned load is not required
489c9b5090e2 Initial load
duke
parents:
diff changeset
   435
Node *AndINode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   436
489c9b5090e2 Initial load
duke
parents:
diff changeset
   437
  // x & x => x
489c9b5090e2 Initial load
duke
parents:
diff changeset
   438
  if (phase->eqv(in(1), in(2))) return in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   439
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   440
  Node* in1 = in(1);
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   441
  uint op = in1->Opcode();
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   442
  const TypeInt* t2 = phase->type(in(2))->isa_int();
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   443
  if (t2 && t2->is_con()) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   444
    int con = t2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   445
    // Masking off high bits which are always zero is useless.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   446
    const TypeInt* t1 = phase->type( in(1) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   447
    if (t1 != NULL && t1->_lo >= 0) {
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   448
      jint t1_support = right_n_bits(1 + log2_intptr(t1->_hi));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   449
      if ((t1_support & con) == t1_support)
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   450
        return in1;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   451
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   452
    // Masking off the high bits of a unsigned-shift-right is not
489c9b5090e2 Initial load
duke
parents:
diff changeset
   453
    // needed either.
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   454
    if (op == Op_URShiftI) {
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   455
      const TypeInt* t12 = phase->type(in1->in(2))->isa_int();
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   456
      if (t12 && t12->is_con()) {  // Shift is by a constant
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   457
        int shift = t12->get_con();
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   458
        shift &= BitsPerJavaInteger - 1;  // semantics of Java shifts
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   459
        int mask = max_juint >> shift;
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   460
        if ((mask & con) == mask)  // If AND is useless, skip it
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   461
          return in1;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   462
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   463
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   464
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   465
  return MulNode::Identity(phase);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   466
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   467
489c9b5090e2 Initial load
duke
parents:
diff changeset
   468
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   469
Node *AndINode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   470
  // Special case constant AND mask
489c9b5090e2 Initial load
duke
parents:
diff changeset
   471
  const TypeInt *t2 = phase->type( in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   472
  if( !t2 || !t2->is_con() ) return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   473
  const int mask = t2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   474
  Node *load = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   475
  uint lop = load->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   476
489c9b5090e2 Initial load
duke
parents:
diff changeset
   477
  // Masking bits off of a Character?  Hi bits are already zero.
2022
28ce8115a91d 6796746: rename LoadC (char) opcode class to LoadUS (unsigned short)
twisti
parents: 1436
diff changeset
   478
  if( lop == Op_LoadUS &&
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   479
      (mask & 0xFFFF0000) )     // Can we make a smaller mask?
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   480
    return new AndINode(load,phase->intcon(mask&0xFFFF));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   481
489c9b5090e2 Initial load
duke
parents:
diff changeset
   482
  // Masking bits off of a Short?  Loading a Character does some masking
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   483
  if (can_reshape &&
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   484
      load->outcnt() == 1 && load->unique_out() == this) {
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   485
    if (lop == Op_LoadS && (mask & 0xFFFF0000) == 0 ) {
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   486
      Node *ldus = new LoadUSNode(load->in(MemNode::Control),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   487
                                  load->in(MemNode::Memory),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   488
                                  load->in(MemNode::Address),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   489
                                  load->adr_type(),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   490
                                  TypeInt::CHAR, MemNode::unordered);
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   491
      ldus = phase->transform(ldus);
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   492
      return new AndINode(ldus, phase->intcon(mask & 0xFFFF));
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   493
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   494
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   495
    // Masking sign bits off of a Byte?  Do an unsigned byte load plus
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   496
    // an and.
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   497
    if (lop == Op_LoadB && (mask & 0xFFFFFF00) == 0) {
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   498
      Node* ldub = new LoadUBNode(load->in(MemNode::Control),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   499
                                  load->in(MemNode::Memory),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   500
                                  load->in(MemNode::Address),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   501
                                  load->adr_type(),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   502
                                  TypeInt::UBYTE, MemNode::unordered);
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   503
      ldub = phase->transform(ldub);
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   504
      return new AndINode(ldub, phase->intcon(mask));
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   505
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   506
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   507
489c9b5090e2 Initial load
duke
parents:
diff changeset
   508
  // Masking off sign bits?  Dont make them!
489c9b5090e2 Initial load
duke
parents:
diff changeset
   509
  if( lop == Op_RShiftI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   510
    const TypeInt *t12 = phase->type(load->in(2))->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   511
    if( t12 && t12->is_con() ) { // Shift is by a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
   512
      int shift = t12->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   513
      shift &= BitsPerJavaInteger-1;  // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
   514
      const int sign_bits_mask = ~right_n_bits(BitsPerJavaInteger - shift);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   515
      // If the AND'ing of the 2 masks has no bits, then only original shifted
489c9b5090e2 Initial load
duke
parents:
diff changeset
   516
      // bits survive.  NO sign-extension bits survive the maskings.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   517
      if( (sign_bits_mask & mask) == 0 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   518
        // Use zero-fill shift instead
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   519
        Node *zshift = phase->transform(new URShiftINode(load->in(1),load->in(2)));
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   520
        return new AndINode( zshift, in(2) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   521
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   522
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   523
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   524
489c9b5090e2 Initial load
duke
parents:
diff changeset
   525
  // Check for 'negate/and-1', a pattern emitted when someone asks for
489c9b5090e2 Initial load
duke
parents:
diff changeset
   526
  // 'mod 2'.  Negate leaves the low order bit unchanged (think: complement
489c9b5090e2 Initial load
duke
parents:
diff changeset
   527
  // plus 1) and the mask is of the low order bit.  Skip the negate.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   528
  if( lop == Op_SubI && mask == 1 && load->in(1) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   529
      phase->type(load->in(1)) == TypeInt::ZERO )
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   530
    return new AndINode( load->in(2), in(2) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   531
489c9b5090e2 Initial load
duke
parents:
diff changeset
   532
  return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   533
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   534
489c9b5090e2 Initial load
duke
parents:
diff changeset
   535
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   536
//------------------------------mul_ring---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   537
// Supplied function returns the product of the inputs IN THE CURRENT RING.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   538
// For the logical operations the ring's MUL is really a logical AND function.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   539
// This also type-checks the inputs for sanity.  Guaranteed never to
489c9b5090e2 Initial load
duke
parents:
diff changeset
   540
// be passed a TOP or BOTTOM type, these are filtered out by pre-check.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   541
const Type *AndLNode::mul_ring( const Type *t0, const Type *t1 ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   542
  const TypeLong *r0 = t0->is_long(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   543
  const TypeLong *r1 = t1->is_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   544
  int widen = MAX2(r0->_widen,r1->_widen);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   545
489c9b5090e2 Initial load
duke
parents:
diff changeset
   546
  // If either input is a constant, might be able to trim cases
489c9b5090e2 Initial load
duke
parents:
diff changeset
   547
  if( !r0->is_con() && !r1->is_con() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   548
    return TypeLong::LONG;      // No constants to be had
489c9b5090e2 Initial load
duke
parents:
diff changeset
   549
489c9b5090e2 Initial load
duke
parents:
diff changeset
   550
  // Both constants?  Return bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   551
  if( r0->is_con() && r1->is_con() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   552
    return TypeLong::make( r0->get_con() & r1->get_con() );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   553
489c9b5090e2 Initial load
duke
parents:
diff changeset
   554
  if( r0->is_con() && r0->get_con() > 0 )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   555
    return TypeLong::make(CONST64(0), r0->get_con(), widen);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   556
489c9b5090e2 Initial load
duke
parents:
diff changeset
   557
  if( r1->is_con() && r1->get_con() > 0 )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   558
    return TypeLong::make(CONST64(0), r1->get_con(), widen);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   559
489c9b5090e2 Initial load
duke
parents:
diff changeset
   560
  return TypeLong::LONG;        // No constants to be had
489c9b5090e2 Initial load
duke
parents:
diff changeset
   561
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   562
489c9b5090e2 Initial load
duke
parents:
diff changeset
   563
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   564
// Masking off the high bits of an unsigned load is not required
489c9b5090e2 Initial load
duke
parents:
diff changeset
   565
Node *AndLNode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   566
489c9b5090e2 Initial load
duke
parents:
diff changeset
   567
  // x & x => x
489c9b5090e2 Initial load
duke
parents:
diff changeset
   568
  if (phase->eqv(in(1), in(2))) return in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   569
489c9b5090e2 Initial load
duke
parents:
diff changeset
   570
  Node *usr = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   571
  const TypeLong *t2 = phase->type( in(2) )->isa_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   572
  if( t2 && t2->is_con() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   573
    jlong con = t2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   574
    // Masking off high bits which are always zero is useless.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   575
    const TypeLong* t1 = phase->type( in(1) )->isa_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   576
    if (t1 != NULL && t1->_lo >= 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   577
      jlong t1_support = ((jlong)1 << (1 + log2_long(t1->_hi))) - 1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   578
      if ((t1_support & con) == t1_support)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   579
        return usr;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   580
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   581
    uint lop = usr->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   582
    // Masking off the high bits of a unsigned-shift-right is not
489c9b5090e2 Initial load
duke
parents:
diff changeset
   583
    // needed either.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   584
    if( lop == Op_URShiftL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   585
      const TypeInt *t12 = phase->type( usr->in(2) )->isa_int();
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   586
      if( t12 && t12->is_con() ) {  // Shift is by a constant
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   587
        int shift = t12->get_con();
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   588
        shift &= BitsPerJavaLong - 1;  // semantics of Java shifts
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   589
        jlong mask = max_julong >> shift;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   590
        if( (mask&con) == mask )  // If AND is useless, skip it
489c9b5090e2 Initial load
duke
parents:
diff changeset
   591
          return usr;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   592
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   593
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   594
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   595
  return MulNode::Identity(phase);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   596
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   597
489c9b5090e2 Initial load
duke
parents:
diff changeset
   598
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   599
Node *AndLNode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   600
  // Special case constant AND mask
489c9b5090e2 Initial load
duke
parents:
diff changeset
   601
  const TypeLong *t2 = phase->type( in(2) )->isa_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   602
  if( !t2 || !t2->is_con() ) return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   603
  const jlong mask = t2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   604
2150
0d91d17158cc 6797305: Add LoadUB and LoadUI opcode class
twisti
parents: 2023
diff changeset
   605
  Node* in1 = in(1);
0d91d17158cc 6797305: Add LoadUB and LoadUI opcode class
twisti
parents: 2023
diff changeset
   606
  uint op = in1->Opcode();
0d91d17158cc 6797305: Add LoadUB and LoadUI opcode class
twisti
parents: 2023
diff changeset
   607
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   608
  // Are we masking a long that was converted from an int with a mask
3597
572bbef24585 6863155: Server compiler generates incorrect code (x86, long, bitshift, bitmask)
twisti
parents: 3177
diff changeset
   609
  // that fits in 32-bits?  Commute them and use an AndINode.  Don't
572bbef24585 6863155: Server compiler generates incorrect code (x86, long, bitshift, bitmask)
twisti
parents: 3177
diff changeset
   610
  // convert masks which would cause a sign extension of the integer
572bbef24585 6863155: Server compiler generates incorrect code (x86, long, bitshift, bitmask)
twisti
parents: 3177
diff changeset
   611
  // value.  This check includes UI2L masks (0x00000000FFFFFFFF) which
572bbef24585 6863155: Server compiler generates incorrect code (x86, long, bitshift, bitmask)
twisti
parents: 3177
diff changeset
   612
  // would be optimized away later in Identity.
27471
6e56277909f1 8062370: Various minor code improvements
goetz
parents: 24923
diff changeset
   613
  if (op == Op_ConvI2L && (mask & UCONST64(0xFFFFFFFF80000000)) == 0) {
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   614
    Node* andi = new AndINode(in1->in(1), phase->intcon(mask));
3597
572bbef24585 6863155: Server compiler generates incorrect code (x86, long, bitshift, bitmask)
twisti
parents: 3177
diff changeset
   615
    andi = phase->transform(andi);
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   616
    return new ConvI2LNode(andi);
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   617
  }
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   618
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   619
  // Masking off sign bits?  Dont make them!
2150
0d91d17158cc 6797305: Add LoadUB and LoadUI opcode class
twisti
parents: 2023
diff changeset
   620
  if (op == Op_RShiftL) {
3177
f467776fc753 5057225: Remove useless I2L conversions
twisti
parents: 2150
diff changeset
   621
    const TypeInt* t12 = phase->type(in1->in(2))->isa_int();
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   622
    if( t12 && t12->is_con() ) { // Shift is by a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
   623
      int shift = t12->get_con();
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   624
      shift &= BitsPerJavaLong - 1;  // semantics of Java shifts
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   625
      const jlong sign_bits_mask = ~(((jlong)CONST64(1) << (jlong)(BitsPerJavaLong - shift)) -1);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   626
      // If the AND'ing of the 2 masks has no bits, then only original shifted
489c9b5090e2 Initial load
duke
parents:
diff changeset
   627
      // bits survive.  NO sign-extension bits survive the maskings.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   628
      if( (sign_bits_mask & mask) == 0 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   629
        // Use zero-fill shift instead
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   630
        Node *zshift = phase->transform(new URShiftLNode(in1->in(1), in1->in(2)));
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   631
        return new AndLNode(zshift, in(2));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   632
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   633
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   634
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   635
489c9b5090e2 Initial load
duke
parents:
diff changeset
   636
  return MulNode::Ideal(phase, can_reshape);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   637
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   638
489c9b5090e2 Initial load
duke
parents:
diff changeset
   639
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   640
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   641
Node *LShiftINode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   642
  const TypeInt *ti = phase->type( in(2) )->isa_int();  // shift count is an int
489c9b5090e2 Initial load
duke
parents:
diff changeset
   643
  return ( ti && ti->is_con() && ( ti->get_con() & ( BitsPerInt - 1 ) ) == 0 ) ? in(1) : this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   644
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   645
489c9b5090e2 Initial load
duke
parents:
diff changeset
   646
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   647
// If the right input is a constant, and the left input is an add of a
489c9b5090e2 Initial load
duke
parents:
diff changeset
   648
// constant, flatten the tree: (X+con1)<<con0 ==> X<<con0 + con1<<con0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   649
Node *LShiftINode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   650
  const Type *t  = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   651
  if( t == Type::TOP ) return NULL;       // Right input is dead
489c9b5090e2 Initial load
duke
parents:
diff changeset
   652
  const TypeInt *t2 = t->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   653
  if( !t2 || !t2->is_con() ) return NULL; // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
   654
  const int con = t2->get_con() & ( BitsPerInt - 1 );  // masked shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   655
489c9b5090e2 Initial load
duke
parents:
diff changeset
   656
  if ( con == 0 )  return NULL; // let Identity() handle 0 shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   657
489c9b5090e2 Initial load
duke
parents:
diff changeset
   658
  // Left input is an add of a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   659
  Node *add1 = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   660
  int add1_op = add1->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   661
  if( add1_op == Op_AddI ) {    // Left input is an add?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   662
    assert( add1 != add1->in(1), "dead loop in LShiftINode::Ideal" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   663
    const TypeInt *t12 = phase->type(add1->in(2))->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   664
    if( t12 && t12->is_con() ){ // Left input is an add of a con?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   665
      // Transform is legal, but check for profit.  Avoid breaking 'i2s'
489c9b5090e2 Initial load
duke
parents:
diff changeset
   666
      // and 'i2b' patterns which typically fold into 'StoreC/StoreB'.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   667
      if( con < 16 ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   668
        // Compute X << con0
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   669
        Node *lsh = phase->transform( new LShiftINode( add1->in(1), in(2) ) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   670
        // Compute X<<con0 + (con1<<con0)
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   671
        return new AddINode( lsh, phase->intcon(t12->get_con() << con));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   672
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   673
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   674
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   675
489c9b5090e2 Initial load
duke
parents:
diff changeset
   676
  // Check for "(x>>c0)<<c0" which just masks off low bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   677
  if( (add1_op == Op_RShiftI || add1_op == Op_URShiftI ) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   678
      add1->in(2) == in(2) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   679
    // Convert to "(x & -(1<<c0))"
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   680
    return new AndINode(add1->in(1),phase->intcon( -(1<<con)));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   681
489c9b5090e2 Initial load
duke
parents:
diff changeset
   682
  // Check for "((x>>c0) & Y)<<c0" which just masks off more low bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   683
  if( add1_op == Op_AndI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   684
    Node *add2 = add1->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   685
    int add2_op = add2->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   686
    if( (add2_op == Op_RShiftI || add2_op == Op_URShiftI ) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   687
        add2->in(2) == in(2) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   688
      // Convert to "(x & (Y<<c0))"
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   689
      Node *y_sh = phase->transform( new LShiftINode( add1->in(2), in(2) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   690
      return new AndINode( add2->in(1), y_sh );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   691
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   692
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   693
489c9b5090e2 Initial load
duke
parents:
diff changeset
   694
  // Check for ((x & ((1<<(32-c0))-1)) << c0) which ANDs off high bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   695
  // before shifting them away.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   696
  const jint bits_mask = right_n_bits(BitsPerJavaInteger-con);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   697
  if( add1_op == Op_AndI &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   698
      phase->type(add1->in(2)) == TypeInt::make( bits_mask ) )
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   699
    return new LShiftINode( add1->in(1), in(2) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   700
489c9b5090e2 Initial load
duke
parents:
diff changeset
   701
  return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   702
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   703
489c9b5090e2 Initial load
duke
parents:
diff changeset
   704
//------------------------------Value------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   705
// A LShiftINode shifts its input2 left by input1 amount.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   706
const Type *LShiftINode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   707
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   708
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   709
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
   710
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   711
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   712
489c9b5090e2 Initial load
duke
parents:
diff changeset
   713
  // Left input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   714
  if( t1 == TypeInt::ZERO ) return TypeInt::ZERO;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   715
  // Shift by zero does nothing
489c9b5090e2 Initial load
duke
parents:
diff changeset
   716
  if( t2 == TypeInt::ZERO ) return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   717
489c9b5090e2 Initial load
duke
parents:
diff changeset
   718
  // Either input is BOTTOM ==> the result is BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
   719
  if( (t1 == TypeInt::INT) || (t2 == TypeInt::INT) ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
   720
      (t1 == Type::BOTTOM) || (t2 == Type::BOTTOM) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   721
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   722
489c9b5090e2 Initial load
duke
parents:
diff changeset
   723
  const TypeInt *r1 = t1->is_int(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   724
  const TypeInt *r2 = t2->is_int(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   725
489c9b5090e2 Initial load
duke
parents:
diff changeset
   726
  if (!r2->is_con())
489c9b5090e2 Initial load
duke
parents:
diff changeset
   727
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   728
489c9b5090e2 Initial load
duke
parents:
diff changeset
   729
  uint shift = r2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   730
  shift &= BitsPerJavaInteger-1;  // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
   731
  // Shift by a multiple of 32 does nothing:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   732
  if (shift == 0)  return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   733
489c9b5090e2 Initial load
duke
parents:
diff changeset
   734
  // If the shift is a constant, shift the bounds of the type,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   735
  // unless this could lead to an overflow.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   736
  if (!r1->is_con()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   737
    jint lo = r1->_lo, hi = r1->_hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   738
    if (((lo << shift) >> shift) == lo &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   739
        ((hi << shift) >> shift) == hi) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   740
      // No overflow.  The range shifts up cleanly.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   741
      return TypeInt::make((jint)lo << (jint)shift,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   742
                           (jint)hi << (jint)shift,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   743
                           MAX2(r1->_widen,r2->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   744
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   745
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   746
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   747
489c9b5090e2 Initial load
duke
parents:
diff changeset
   748
  return TypeInt::make( (jint)r1->get_con() << (jint)shift );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   749
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   750
489c9b5090e2 Initial load
duke
parents:
diff changeset
   751
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   752
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   753
Node *LShiftLNode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   754
  const TypeInt *ti = phase->type( in(2) )->isa_int(); // shift count is an int
489c9b5090e2 Initial load
duke
parents:
diff changeset
   755
  return ( ti && ti->is_con() && ( ti->get_con() & ( BitsPerLong - 1 ) ) == 0 ) ? in(1) : this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   756
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   757
489c9b5090e2 Initial load
duke
parents:
diff changeset
   758
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   759
// If the right input is a constant, and the left input is an add of a
489c9b5090e2 Initial load
duke
parents:
diff changeset
   760
// constant, flatten the tree: (X+con1)<<con0 ==> X<<con0 + con1<<con0
489c9b5090e2 Initial load
duke
parents:
diff changeset
   761
Node *LShiftLNode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   762
  const Type *t  = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   763
  if( t == Type::TOP ) return NULL;       // Right input is dead
489c9b5090e2 Initial load
duke
parents:
diff changeset
   764
  const TypeInt *t2 = t->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   765
  if( !t2 || !t2->is_con() ) return NULL; // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
   766
  const int con = t2->get_con() & ( BitsPerLong - 1 );  // masked shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   767
489c9b5090e2 Initial load
duke
parents:
diff changeset
   768
  if ( con == 0 ) return NULL;  // let Identity() handle 0 shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   769
489c9b5090e2 Initial load
duke
parents:
diff changeset
   770
  // Left input is an add of a constant?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   771
  Node *add1 = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   772
  int add1_op = add1->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   773
  if( add1_op == Op_AddL ) {    // Left input is an add?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   774
    // Avoid dead data cycles from dead loops
489c9b5090e2 Initial load
duke
parents:
diff changeset
   775
    assert( add1 != add1->in(1), "dead loop in LShiftLNode::Ideal" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   776
    const TypeLong *t12 = phase->type(add1->in(2))->isa_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   777
    if( t12 && t12->is_con() ){ // Left input is an add of a con?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   778
      // Compute X << con0
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   779
      Node *lsh = phase->transform( new LShiftLNode( add1->in(1), in(2) ) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   780
      // Compute X<<con0 + (con1<<con0)
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   781
      return new AddLNode( lsh, phase->longcon(t12->get_con() << con));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   782
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   783
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   784
489c9b5090e2 Initial load
duke
parents:
diff changeset
   785
  // Check for "(x>>c0)<<c0" which just masks off low bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   786
  if( (add1_op == Op_RShiftL || add1_op == Op_URShiftL ) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   787
      add1->in(2) == in(2) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   788
    // Convert to "(x & -(1<<c0))"
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   789
    return new AndLNode(add1->in(1),phase->longcon( -(CONST64(1)<<con)));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   790
489c9b5090e2 Initial load
duke
parents:
diff changeset
   791
  // Check for "((x>>c0) & Y)<<c0" which just masks off more low bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   792
  if( add1_op == Op_AndL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   793
    Node *add2 = add1->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   794
    int add2_op = add2->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   795
    if( (add2_op == Op_RShiftL || add2_op == Op_URShiftL ) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   796
        add2->in(2) == in(2) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   797
      // Convert to "(x & (Y<<c0))"
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   798
      Node *y_sh = phase->transform( new LShiftLNode( add1->in(2), in(2) ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   799
      return new AndLNode( add2->in(1), y_sh );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   800
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   801
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   802
489c9b5090e2 Initial load
duke
parents:
diff changeset
   803
  // Check for ((x & ((CONST64(1)<<(64-c0))-1)) << c0) which ANDs off high bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
   804
  // before shifting them away.
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   805
  const jlong bits_mask = ((jlong)CONST64(1) << (jlong)(BitsPerJavaLong - con)) - CONST64(1);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   806
  if( add1_op == Op_AndL &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   807
      phase->type(add1->in(2)) == TypeLong::make( bits_mask ) )
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   808
    return new LShiftLNode( add1->in(1), in(2) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   809
489c9b5090e2 Initial load
duke
parents:
diff changeset
   810
  return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   811
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   812
489c9b5090e2 Initial load
duke
parents:
diff changeset
   813
//------------------------------Value------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   814
// A LShiftLNode shifts its input2 left by input1 amount.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   815
const Type *LShiftLNode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   816
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   817
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   818
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
   819
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   820
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   821
489c9b5090e2 Initial load
duke
parents:
diff changeset
   822
  // Left input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   823
  if( t1 == TypeLong::ZERO ) return TypeLong::ZERO;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   824
  // Shift by zero does nothing
489c9b5090e2 Initial load
duke
parents:
diff changeset
   825
  if( t2 == TypeInt::ZERO ) return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   826
489c9b5090e2 Initial load
duke
parents:
diff changeset
   827
  // Either input is BOTTOM ==> the result is BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
   828
  if( (t1 == TypeLong::LONG) || (t2 == TypeInt::INT) ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
   829
      (t1 == Type::BOTTOM) || (t2 == Type::BOTTOM) )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   830
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   831
489c9b5090e2 Initial load
duke
parents:
diff changeset
   832
  const TypeLong *r1 = t1->is_long(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   833
  const TypeInt  *r2 = t2->is_int();  // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   834
489c9b5090e2 Initial load
duke
parents:
diff changeset
   835
  if (!r2->is_con())
489c9b5090e2 Initial load
duke
parents:
diff changeset
   836
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   837
489c9b5090e2 Initial load
duke
parents:
diff changeset
   838
  uint shift = r2->get_con();
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
   839
  shift &= BitsPerJavaLong - 1;  // semantics of Java shifts
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   840
  // Shift by a multiple of 64 does nothing:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   841
  if (shift == 0)  return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   842
489c9b5090e2 Initial load
duke
parents:
diff changeset
   843
  // If the shift is a constant, shift the bounds of the type,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   844
  // unless this could lead to an overflow.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   845
  if (!r1->is_con()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   846
    jlong lo = r1->_lo, hi = r1->_hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   847
    if (((lo << shift) >> shift) == lo &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   848
        ((hi << shift) >> shift) == hi) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   849
      // No overflow.  The range shifts up cleanly.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   850
      return TypeLong::make((jlong)lo << (jint)shift,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   851
                            (jlong)hi << (jint)shift,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   852
                            MAX2(r1->_widen,r2->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   853
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   854
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   855
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   856
489c9b5090e2 Initial load
duke
parents:
diff changeset
   857
  return TypeLong::make( (jlong)r1->get_con() << (jint)shift );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   858
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   859
489c9b5090e2 Initial load
duke
parents:
diff changeset
   860
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
   861
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   862
Node *RShiftINode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   863
  const TypeInt *t2 = phase->type(in(2))->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   864
  if( !t2 ) return this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   865
  if ( t2->is_con() && ( t2->get_con() & ( BitsPerInt - 1 ) ) == 0 )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   866
    return in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   867
489c9b5090e2 Initial load
duke
parents:
diff changeset
   868
  // Check for useless sign-masking
489c9b5090e2 Initial load
duke
parents:
diff changeset
   869
  if( in(1)->Opcode() == Op_LShiftI &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   870
      in(1)->req() == 3 &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   871
      in(1)->in(2) == in(2) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   872
      t2->is_con() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   873
    uint shift = t2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   874
    shift &= BitsPerJavaInteger-1; // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
   875
    // Compute masks for which this shifting doesn't change
489c9b5090e2 Initial load
duke
parents:
diff changeset
   876
    int lo = (-1 << (BitsPerJavaInteger - shift-1)); // FFFF8000
489c9b5090e2 Initial load
duke
parents:
diff changeset
   877
    int hi = ~lo;               // 00007FFF
489c9b5090e2 Initial load
duke
parents:
diff changeset
   878
    const TypeInt *t11 = phase->type(in(1)->in(1))->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   879
    if( !t11 ) return this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   880
    // Does actual value fit inside of mask?
489c9b5090e2 Initial load
duke
parents:
diff changeset
   881
    if( lo <= t11->_lo && t11->_hi <= hi )
489c9b5090e2 Initial load
duke
parents:
diff changeset
   882
      return in(1)->in(1);      // Then shifting is a nop
489c9b5090e2 Initial load
duke
parents:
diff changeset
   883
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   884
489c9b5090e2 Initial load
duke
parents:
diff changeset
   885
  return this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   886
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   887
489c9b5090e2 Initial load
duke
parents:
diff changeset
   888
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   889
Node *RShiftINode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   890
  // Inputs may be TOP if they are dead.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   891
  const TypeInt *t1 = phase->type( in(1) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   892
  if( !t1 ) return NULL;        // Left input is an integer
489c9b5090e2 Initial load
duke
parents:
diff changeset
   893
  const TypeInt *t2 = phase->type( in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   894
  if( !t2 || !t2->is_con() ) return NULL; // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
   895
  const TypeInt *t3;  // type of in(1).in(2)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   896
  int shift = t2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   897
  shift &= BitsPerJavaInteger-1;  // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
   898
489c9b5090e2 Initial load
duke
parents:
diff changeset
   899
  if ( shift == 0 ) return NULL;  // let Identity() handle 0 shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
   900
489c9b5090e2 Initial load
duke
parents:
diff changeset
   901
  // Check for (x & 0xFF000000) >> 24, whose mask can be made smaller.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   902
  // Such expressions arise normally from shift chains like (byte)(x >> 24).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   903
  const Node *mask = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   904
  if( mask->Opcode() == Op_AndI &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   905
      (t3 = phase->type(mask->in(2))->isa_int()) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   906
      t3->is_con() ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   907
    Node *x = mask->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   908
    jint maskbits = t3->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   909
    // Convert to "(x >> shift) & (mask >> shift)"
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   910
    Node *shr_nomask = phase->transform( new RShiftINode(mask->in(1), in(2)) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   911
    return new AndINode(shr_nomask, phase->intcon( maskbits >> shift));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   912
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   913
489c9b5090e2 Initial load
duke
parents:
diff changeset
   914
  // Check for "(short[i] <<16)>>16" which simply sign-extends
489c9b5090e2 Initial load
duke
parents:
diff changeset
   915
  const Node *shl = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   916
  if( shl->Opcode() != Op_LShiftI ) return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   917
489c9b5090e2 Initial load
duke
parents:
diff changeset
   918
  if( shift == 16 &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   919
      (t3 = phase->type(shl->in(2))->isa_int()) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   920
      t3->is_con(16) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   921
    Node *ld = shl->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   922
    if( ld->Opcode() == Op_LoadS ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   923
      // Sign extension is just useless here.  Return a RShiftI of zero instead
489c9b5090e2 Initial load
duke
parents:
diff changeset
   924
      // returning 'ld' directly.  We cannot return an old Node directly as
489c9b5090e2 Initial load
duke
parents:
diff changeset
   925
      // that is the job of 'Identity' calls and Identity calls only work on
489c9b5090e2 Initial load
duke
parents:
diff changeset
   926
      // direct inputs ('ld' is an extra Node removed from 'this').  The
489c9b5090e2 Initial load
duke
parents:
diff changeset
   927
      // combined optimization requires Identity only return direct inputs.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   928
      set_req(1, ld);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   929
      set_req(2, phase->intcon(0));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   930
      return this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   931
    }
14129
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   932
    else if( can_reshape &&
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   933
             ld->Opcode() == Op_LoadUS &&
291ac612f0c6 8000805: JMM issue: short loads are non-atomic
vlivanov
parents: 13974
diff changeset
   934
             ld->outcnt() == 1 && ld->unique_out() == shl)
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   935
      // Replace zero-extension-load with sign-extension-load
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   936
      return new LoadSNode( ld->in(MemNode::Control),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   937
                            ld->in(MemNode::Memory),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   938
                            ld->in(MemNode::Address),
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   939
                            ld->adr_type(), TypeInt::SHORT,
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
   940
                            MemNode::unordered);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   941
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   942
489c9b5090e2 Initial load
duke
parents:
diff changeset
   943
  // Check for "(byte[i] <<24)>>24" which simply sign-extends
489c9b5090e2 Initial load
duke
parents:
diff changeset
   944
  if( shift == 24 &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   945
      (t3 = phase->type(shl->in(2))->isa_int()) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
   946
      t3->is_con(24) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   947
    Node *ld = shl->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   948
    if( ld->Opcode() == Op_LoadB ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   949
      // Sign extension is just useless here
489c9b5090e2 Initial load
duke
parents:
diff changeset
   950
      set_req(1, ld);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   951
      set_req(2, phase->intcon(0));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   952
      return this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   953
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   954
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   955
489c9b5090e2 Initial load
duke
parents:
diff changeset
   956
  return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   957
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   958
489c9b5090e2 Initial load
duke
parents:
diff changeset
   959
//------------------------------Value------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
   960
// A RShiftINode shifts its input2 right by input1 amount.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   961
const Type *RShiftINode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   962
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   963
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
   964
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
   965
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   966
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   967
489c9b5090e2 Initial load
duke
parents:
diff changeset
   968
  // Left input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   969
  if( t1 == TypeInt::ZERO ) return TypeInt::ZERO;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   970
  // Shift by zero does nothing
489c9b5090e2 Initial load
duke
parents:
diff changeset
   971
  if( t2 == TypeInt::ZERO ) return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   972
489c9b5090e2 Initial load
duke
parents:
diff changeset
   973
  // Either input is BOTTOM ==> the result is BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
   974
  if (t1 == Type::BOTTOM || t2 == Type::BOTTOM)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   975
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   976
489c9b5090e2 Initial load
duke
parents:
diff changeset
   977
  if (t2 == TypeInt::INT)
489c9b5090e2 Initial load
duke
parents:
diff changeset
   978
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   979
489c9b5090e2 Initial load
duke
parents:
diff changeset
   980
  const TypeInt *r1 = t1->is_int(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   981
  const TypeInt *r2 = t2->is_int(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
   982
489c9b5090e2 Initial load
duke
parents:
diff changeset
   983
  // If the shift is a constant, just shift the bounds of the type.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   984
  // For example, if the shift is 31, we just propagate sign bits.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   985
  if (r2->is_con()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   986
    uint shift = r2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   987
    shift &= BitsPerJavaInteger-1;  // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
   988
    // Shift by a multiple of 32 does nothing:
489c9b5090e2 Initial load
duke
parents:
diff changeset
   989
    if (shift == 0)  return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   990
    // Calculate reasonably aggressive bounds for the result.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   991
    // This is necessary if we are to correctly type things
489c9b5090e2 Initial load
duke
parents:
diff changeset
   992
    // like (x<<24>>24) == ((byte)x).
489c9b5090e2 Initial load
duke
parents:
diff changeset
   993
    jint lo = (jint)r1->_lo >> (jint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   994
    jint hi = (jint)r1->_hi >> (jint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   995
    assert(lo <= hi, "must have valid bounds");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   996
    const TypeInt* ti = TypeInt::make(lo, hi, MAX2(r1->_widen,r2->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
   997
#ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
   998
    // Make sure we get the sign-capture idiom correct.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   999
    if (shift == BitsPerJavaInteger-1) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1000
      if (r1->_lo >= 0) assert(ti == TypeInt::ZERO,    ">>31 of + is  0");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1001
      if (r1->_hi <  0) assert(ti == TypeInt::MINUS_1, ">>31 of - is -1");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1002
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1003
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1004
    return ti;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1005
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1006
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1007
  if( !r1->is_con() || !r2->is_con() )
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1008
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1009
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1010
  // Signed shift right
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1011
  return TypeInt::make( r1->get_con() >> (r2->get_con()&31) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1012
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1013
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1014
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1015
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1016
Node *RShiftLNode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1017
  const TypeInt *ti = phase->type( in(2) )->isa_int(); // shift count is an int
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1018
  return ( ti && ti->is_con() && ( ti->get_con() & ( BitsPerLong - 1 ) ) == 0 ) ? in(1) : this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1019
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1020
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1021
//------------------------------Value------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1022
// A RShiftLNode shifts its input2 right by input1 amount.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1023
const Type *RShiftLNode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1024
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1025
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1026
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1027
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1028
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1029
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1030
  // Left input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1031
  if( t1 == TypeLong::ZERO ) return TypeLong::ZERO;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1032
  // Shift by zero does nothing
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1033
  if( t2 == TypeInt::ZERO ) return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1034
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1035
  // Either input is BOTTOM ==> the result is BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1036
  if (t1 == Type::BOTTOM || t2 == Type::BOTTOM)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1037
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1038
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1039
  if (t2 == TypeInt::INT)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1040
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1041
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1042
  const TypeLong *r1 = t1->is_long(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1043
  const TypeInt  *r2 = t2->is_int (); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1044
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1045
  // If the shift is a constant, just shift the bounds of the type.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1046
  // For example, if the shift is 63, we just propagate sign bits.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1047
  if (r2->is_con()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1048
    uint shift = r2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1049
    shift &= (2*BitsPerJavaInteger)-1;  // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1050
    // Shift by a multiple of 64 does nothing:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1051
    if (shift == 0)  return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1052
    // Calculate reasonably aggressive bounds for the result.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1053
    // This is necessary if we are to correctly type things
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1054
    // like (x<<24>>24) == ((byte)x).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1055
    jlong lo = (jlong)r1->_lo >> (jlong)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1056
    jlong hi = (jlong)r1->_hi >> (jlong)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1057
    assert(lo <= hi, "must have valid bounds");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1058
    const TypeLong* tl = TypeLong::make(lo, hi, MAX2(r1->_widen,r2->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1059
    #ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1060
    // Make sure we get the sign-capture idiom correct.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1061
    if (shift == (2*BitsPerJavaInteger)-1) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1062
      if (r1->_lo >= 0) assert(tl == TypeLong::ZERO,    ">>63 of + is 0");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1063
      if (r1->_hi < 0)  assert(tl == TypeLong::MINUS_1, ">>63 of - is -1");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1064
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1065
    #endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1066
    return tl;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1067
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1068
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1069
  return TypeLong::LONG;                // Give up
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1070
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1071
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1072
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1073
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1074
Node *URShiftINode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1075
  const TypeInt *ti = phase->type( in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1076
  if ( ti && ti->is_con() && ( ti->get_con() & ( BitsPerInt - 1 ) ) == 0 ) return in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1077
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1078
  // Check for "((x << LogBytesPerWord) + (wordSize-1)) >> LogBytesPerWord" which is just "x".
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1079
  // Happens during new-array length computation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1080
  // Safe if 'x' is in the range [0..(max_int>>LogBytesPerWord)]
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1081
  Node *add = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1082
  if( add->Opcode() == Op_AddI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1083
    const TypeInt *t2  = phase->type(add->in(2))->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1084
    if( t2 && t2->is_con(wordSize - 1) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1085
        add->in(1)->Opcode() == Op_LShiftI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1086
      // Check that shift_counts are LogBytesPerWord
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1087
      Node          *lshift_count   = add->in(1)->in(2);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1088
      const TypeInt *t_lshift_count = phase->type(lshift_count)->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1089
      if( t_lshift_count && t_lshift_count->is_con(LogBytesPerWord) &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1090
          t_lshift_count == phase->type(in(2)) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1091
        Node          *x   = add->in(1)->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1092
        const TypeInt *t_x = phase->type(x)->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1093
        if( t_x != NULL && 0 <= t_x->_lo && t_x->_hi <= (max_jint>>LogBytesPerWord) ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1094
          return x;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1095
        }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1096
      }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1097
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1098
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1099
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1100
  return (phase->type(in(2))->higher_equal(TypeInt::ZERO)) ? in(1) : this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1101
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1102
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1103
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1104
Node *URShiftINode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1105
  const TypeInt *t2 = phase->type( in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1106
  if( !t2 || !t2->is_con() ) return NULL; // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1107
  const int con = t2->get_con() & 31; // Shift count is always masked
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1108
  if ( con == 0 ) return NULL;  // let Identity() handle a 0 shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1109
  // We'll be wanting the right-shift amount as a mask of that many bits
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1110
  const int mask = right_n_bits(BitsPerJavaInteger - con);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1111
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1112
  int in1_op = in(1)->Opcode();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1113
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1114
  // Check for ((x>>>a)>>>b) and replace with (x>>>(a+b)) when a+b < 32
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1115
  if( in1_op == Op_URShiftI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1116
    const TypeInt *t12 = phase->type( in(1)->in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1117
    if( t12 && t12->is_con() ) { // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1118
      assert( in(1) != in(1)->in(1), "dead loop in URShiftINode::Ideal" );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1119
      const int con2 = t12->get_con() & 31; // Shift count is always masked
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1120
      const int con3 = con+con2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1121
      if( con3 < 32 )           // Only merge shifts if total is < 32
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1122
        return new URShiftINode( in(1)->in(1), phase->intcon(con3) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1123
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1124
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1125
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1126
  // Check for ((x << z) + Y) >>> z.  Replace with x + con>>>z
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1127
  // The idiom for rounding to a power of 2 is "(Q+(2^z-1)) >>> z".
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1128
  // If Q is "X << z" the rounding is useless.  Look for patterns like
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1129
  // ((X<<Z) + Y) >>> Z  and replace with (X + Y>>>Z) & Z-mask.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1130
  Node *add = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1131
  if( in1_op == Op_AddI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1132
    Node *lshl = add->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1133
    if( lshl->Opcode() == Op_LShiftI &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1134
        phase->type(lshl->in(2)) == t2 ) {
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1135
      Node *y_z = phase->transform( new URShiftINode(add->in(2),in(2)) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1136
      Node *sum = phase->transform( new AddINode( lshl->in(1), y_z ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1137
      return new AndINode( sum, phase->intcon(mask) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1138
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1139
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1140
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1141
  // Check for (x & mask) >>> z.  Replace with (x >>> z) & (mask >>> z)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1142
  // This shortens the mask.  Also, if we are extracting a high byte and
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1143
  // storing it to a buffer, the mask will be removed completely.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1144
  Node *andi = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1145
  if( in1_op == Op_AndI ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1146
    const TypeInt *t3 = phase->type( andi->in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1147
    if( t3 && t3->is_con() ) { // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1148
      jint mask2 = t3->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1149
      mask2 >>= con;  // *signed* shift downward (high-order zeroes do not help)
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1150
      Node *newshr = phase->transform( new URShiftINode(andi->in(1), in(2)) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1151
      return new AndINode(newshr, phase->intcon(mask2));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1152
      // The negative values are easier to materialize than positive ones.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1153
      // A typical case from address arithmetic is ((x & ~15) >> 4).
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1154
      // It's better to change that to ((x >> 4) & ~0) versus
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1155
      // ((x >> 4) & 0x0FFFFFFF).  The difference is greatest in LP64.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1156
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1157
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1158
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1159
  // Check for "(X << z ) >>> z" which simply zero-extends
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1160
  Node *shl = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1161
  if( in1_op == Op_LShiftI &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1162
      phase->type(shl->in(2)) == t2 )
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1163
    return new AndINode( shl->in(1), phase->intcon(mask) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1164
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1165
  return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1166
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1167
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1168
//------------------------------Value------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1169
// A URShiftINode shifts its input2 right by input1 amount.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1170
const Type *URShiftINode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1171
  // (This is a near clone of RShiftINode::Value.)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1172
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1173
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1174
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1175
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1176
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1177
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1178
  // Left input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1179
  if( t1 == TypeInt::ZERO ) return TypeInt::ZERO;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1180
  // Shift by zero does nothing
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1181
  if( t2 == TypeInt::ZERO ) return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1182
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1183
  // Either input is BOTTOM ==> the result is BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1184
  if (t1 == Type::BOTTOM || t2 == Type::BOTTOM)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1185
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1186
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1187
  if (t2 == TypeInt::INT)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1188
    return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1189
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1190
  const TypeInt *r1 = t1->is_int();     // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1191
  const TypeInt *r2 = t2->is_int();     // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1192
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1193
  if (r2->is_con()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1194
    uint shift = r2->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1195
    shift &= BitsPerJavaInteger-1;  // semantics of Java shifts
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1196
    // Shift by a multiple of 32 does nothing:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1197
    if (shift == 0)  return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1198
    // Calculate reasonably aggressive bounds for the result.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1199
    jint lo = (juint)r1->_lo >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1200
    jint hi = (juint)r1->_hi >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1201
    if (r1->_hi >= 0 && r1->_lo < 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1202
      // If the type has both negative and positive values,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1203
      // there are two separate sub-domains to worry about:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1204
      // The positive half and the negative half.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1205
      jint neg_lo = lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1206
      jint neg_hi = (juint)-1 >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1207
      jint pos_lo = (juint) 0 >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1208
      jint pos_hi = hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1209
      lo = MIN2(neg_lo, pos_lo);  // == 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1210
      hi = MAX2(neg_hi, pos_hi);  // == -1 >>> shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1211
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1212
    assert(lo <= hi, "must have valid bounds");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1213
    const TypeInt* ti = TypeInt::make(lo, hi, MAX2(r1->_widen,r2->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1214
    #ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1215
    // Make sure we get the sign-capture idiom correct.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1216
    if (shift == BitsPerJavaInteger-1) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1217
      if (r1->_lo >= 0) assert(ti == TypeInt::ZERO, ">>>31 of + is 0");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1218
      if (r1->_hi < 0)  assert(ti == TypeInt::ONE,  ">>>31 of - is +1");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1219
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1220
    #endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1221
    return ti;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1222
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1223
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1224
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1225
  // Do not support shifted oops in info for GC
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1226
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1227
  // else if( t1->base() == Type::InstPtr ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1228
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1229
  //   const TypeInstPtr *o = t1->is_instptr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1230
  //   if( t1->singleton() )
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
  1231
  //     return TypeInt::make( ((uint32_t)o->const_oop() + o->_offset) >> shift );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1232
  // }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1233
  // else if( t1->base() == Type::KlassPtr ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1234
  //   const TypeKlassPtr *o = t1->is_klassptr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1235
  //   if( t1->singleton() )
24425
53764d2358f9 8041415: remove port.{cpp,hpp} files
zgu
parents: 23528
diff changeset
  1236
  //     return TypeInt::make( ((uint32_t)o->const_oop() + o->_offset) >> shift );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1237
  // }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1238
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1239
  return TypeInt::INT;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1240
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1241
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1242
//=============================================================================
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1243
//------------------------------Identity---------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1244
Node *URShiftLNode::Identity( PhaseTransform *phase ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1245
  const TypeInt *ti = phase->type( in(2) )->isa_int(); // shift count is an int
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1246
  return ( ti && ti->is_con() && ( ti->get_con() & ( BitsPerLong - 1 ) ) == 0 ) ? in(1) : this;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1247
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1248
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1249
//------------------------------Ideal------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1250
Node *URShiftLNode::Ideal(PhaseGVN *phase, bool can_reshape) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1251
  const TypeInt *t2 = phase->type( in(2) )->isa_int();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1252
  if( !t2 || !t2->is_con() ) return NULL; // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1253
  const int con = t2->get_con() & ( BitsPerLong - 1 ); // Shift count is always masked
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1254
  if ( con == 0 ) return NULL;  // let Identity() handle a 0 shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1255
                              // note: mask computation below does not work for 0 shift count
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1256
  // We'll be wanting the right-shift amount as a mask of that many bits
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
  1257
  const jlong mask = (((jlong)CONST64(1) << (jlong)(BitsPerJavaLong - con)) -1);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1258
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1259
  // Check for ((x << z) + Y) >>> z.  Replace with x + con>>>z
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1260
  // The idiom for rounding to a power of 2 is "(Q+(2^z-1)) >>> z".
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1261
  // If Q is "X << z" the rounding is useless.  Look for patterns like
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1262
  // ((X<<Z) + Y) >>> Z  and replace with (X + Y>>>Z) & Z-mask.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1263
  Node *add = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1264
  if( add->Opcode() == Op_AddL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1265
    Node *lshl = add->in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1266
    if( lshl->Opcode() == Op_LShiftL &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1267
        phase->type(lshl->in(2)) == t2 ) {
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1268
      Node *y_z = phase->transform( new URShiftLNode(add->in(2),in(2)) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1269
      Node *sum = phase->transform( new AddLNode( lshl->in(1), y_z ) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1270
      return new AndLNode( sum, phase->longcon(mask) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1271
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1272
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1273
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1274
  // Check for (x & mask) >>> z.  Replace with (x >>> z) & (mask >>> z)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1275
  // This shortens the mask.  Also, if we are extracting a high byte and
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1276
  // storing it to a buffer, the mask will be removed completely.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1277
  Node *andi = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1278
  if( andi->Opcode() == Op_AndL ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1279
    const TypeLong *t3 = phase->type( andi->in(2) )->isa_long();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1280
    if( t3 && t3->is_con() ) { // Right input is a constant
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1281
      jlong mask2 = t3->get_con();
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1282
      mask2 >>= con;  // *signed* shift downward (high-order zeroes do not help)
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1283
      Node *newshr = phase->transform( new URShiftLNode(andi->in(1), in(2)) );
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1284
      return new AndLNode(newshr, phase->longcon(mask2));
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1285
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1286
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1287
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1288
  // Check for "(X << z ) >>> z" which simply zero-extends
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1289
  Node *shl = in(1);
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1290
  if( shl->Opcode() == Op_LShiftL &&
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1291
      phase->type(shl->in(2)) == t2 )
24923
9631f7d691dc 8034812: remove IDX_INIT macro hack in Node class
thartmann
parents: 24425
diff changeset
  1292
    return new AndLNode( shl->in(1), phase->longcon(mask) );
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1293
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1294
  return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1295
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1296
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1297
//------------------------------Value------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1298
// A URShiftINode shifts its input2 right by input1 amount.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1299
const Type *URShiftLNode::Value( PhaseTransform *phase ) const {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1300
  // (This is a near clone of RShiftLNode::Value.)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1301
  const Type *t1 = phase->type( in(1) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1302
  const Type *t2 = phase->type( in(2) );
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1303
  // Either input is TOP ==> the result is TOP
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1304
  if( t1 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1305
  if( t2 == Type::TOP ) return Type::TOP;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1306
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1307
  // Left input is ZERO ==> the result is ZERO.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1308
  if( t1 == TypeLong::ZERO ) return TypeLong::ZERO;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1309
  // Shift by zero does nothing
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1310
  if( t2 == TypeInt::ZERO ) return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1311
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1312
  // Either input is BOTTOM ==> the result is BOTTOM
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1313
  if (t1 == Type::BOTTOM || t2 == Type::BOTTOM)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1314
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1315
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1316
  if (t2 == TypeInt::INT)
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1317
    return TypeLong::LONG;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1318
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1319
  const TypeLong *r1 = t1->is_long(); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1320
  const TypeInt  *r2 = t2->is_int (); // Handy access
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1321
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1322
  if (r2->is_con()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1323
    uint shift = r2->get_con();
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
  1324
    shift &= BitsPerJavaLong - 1;  // semantics of Java shifts
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1325
    // Shift by a multiple of 64 does nothing:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1326
    if (shift == 0)  return t1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1327
    // Calculate reasonably aggressive bounds for the result.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1328
    jlong lo = (julong)r1->_lo >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1329
    jlong hi = (julong)r1->_hi >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1330
    if (r1->_hi >= 0 && r1->_lo < 0) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1331
      // If the type has both negative and positive values,
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1332
      // there are two separate sub-domains to worry about:
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1333
      // The positive half and the negative half.
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1334
      jlong neg_lo = lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1335
      jlong neg_hi = (julong)-1 >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1336
      jlong pos_lo = (julong) 0 >> (juint)shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1337
      jlong pos_hi = hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1338
      //lo = MIN2(neg_lo, pos_lo);  // == 0
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1339
      lo = neg_lo < pos_lo ? neg_lo : pos_lo;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1340
      //hi = MAX2(neg_hi, pos_hi);  // == -1 >>> shift;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1341
      hi = neg_hi > pos_hi ? neg_hi : pos_hi;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1342
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1343
    assert(lo <= hi, "must have valid bounds");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1344
    const TypeLong* tl = TypeLong::make(lo, hi, MAX2(r1->_widen,r2->_widen));
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1345
    #ifdef ASSERT
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1346
    // Make sure we get the sign-capture idiom correct.
2023
10d955a8d972 6795362: 32bit server compiler leads to wrong results on solaris-x86
twisti
parents: 2022
diff changeset
  1347
    if (shift == BitsPerJavaLong - 1) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1348
      if (r1->_lo >= 0) assert(tl == TypeLong::ZERO, ">>>63 of + is 0");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1349
      if (r1->_hi < 0)  assert(tl == TypeLong::ONE,  ">>>63 of - is +1");
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1350
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1351
    #endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1352
    return tl;
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1353
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1354
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1355
  return TypeLong::LONG;                // Give up
489c9b5090e2 Initial load
duke
parents:
diff changeset
  1356
}