hotspot/src/cpu/x86/vm/relocInfo_x86.cpp
author iveresov
Thu, 26 May 2011 13:15:01 -0700
changeset 9962 8d04042c0547
parent 8871 5c3b26c4119e
child 13728 882756847a04
permissions -rw-r--r--
7047491: C1: registers saved incorrectly when calling checkcast_arraycopy stub Summary: Save and restore the argument registers around the call to checkcast_arraycopy Reviewed-by: never, roland
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
     2
 * Copyright (c) 1998, 2011, Oracle and/or its affiliates. All rights reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
5547
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1066
diff changeset
    19
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1066
diff changeset
    20
 * or visit www.oracle.com if you need additional information or have any
f4b087cbb361 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1066
diff changeset
    21
 * questions.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
7397
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    25
#include "precompiled.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    26
#include "asm/assembler.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    27
#include "assembler_x86.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    28
#include "code/relocInfo.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    29
#include "nativeInst_x86.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    30
#include "oops/oop.inline.hpp"
5b173b4ca846 6989984: Use standard include model for Hospot
stefank
parents: 5547
diff changeset
    31
#include "runtime/safepoint.hpp"
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    32
489c9b5090e2 Initial load
duke
parents:
diff changeset
    33
8724
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    34
void Relocation::pd_set_data_value(address x, intptr_t o, bool verify_only) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    35
#ifdef AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    36
  x += o;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
  typedef Assembler::WhichOperand WhichOperand;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
    38
  WhichOperand which = (WhichOperand) format(); // that is, disp32 or imm, call32, narrow oop
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
  assert(which == Assembler::disp32_operand ||
590
2954744d7bba 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 1
diff changeset
    40
         which == Assembler::narrow_oop_operand ||
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
    41
         which == Assembler::imm_operand, "format unpacks ok");
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
    42
  if (which == Assembler::imm_operand) {
8724
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    43
    if (verify_only) {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    44
      assert(*pd_address_in_code() == x, "instructions must match");
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    45
    } else {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    46
      *pd_address_in_code() = x;
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    47
    }
590
2954744d7bba 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 1
diff changeset
    48
  } else if (which == Assembler::narrow_oop_operand) {
2954744d7bba 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 1
diff changeset
    49
    address disp = Assembler::locate_operand(addr(), which);
8724
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    50
    if (verify_only) {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    51
      assert(*(uint32_t*) disp == oopDesc::encode_heap_oop((oop)x), "instructions must match");
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    52
    } else {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    53
      *(int32_t*) disp = oopDesc::encode_heap_oop((oop)x);
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    54
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
    // Note:  Use runtime_call_type relocations for call32_operand.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
    address ip = addr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
    address disp = Assembler::locate_operand(ip, which);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
    address next_ip = Assembler::locate_next_instruction(ip);
8724
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    60
    if (verify_only) {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    61
      assert(*(int32_t*) disp == (x - next_ip), "instructions must match");
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    62
    } else {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    63
      *(int32_t*) disp = x - next_ip;
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    64
    }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
#else
8724
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    67
  if (verify_only) {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    68
    assert(*pd_address_in_code() == (x + o), "instructions must match");
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    69
  } else {
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    70
    *pd_address_in_code() = x + o;
693c6b883b54 7028374: race in fix_oop_relocations for scavengeable nmethods
never
parents: 7397
diff changeset
    71
  }
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
#endif // AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
489c9b5090e2 Initial load
duke
parents:
diff changeset
    75
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
address Relocation::pd_call_destination(address orig_addr) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
  intptr_t adj = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
  if (orig_addr != NULL) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
    // We just moved this call instruction from orig_addr to addr().
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
    // This means its target will appear to have grown by addr() - orig_addr.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
    adj = -( addr() - orig_addr );
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
  NativeInstruction* ni = nativeInstruction_at(addr());
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
  if (ni->is_call()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
    return nativeCall_at(addr())->destination() + adj;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    86
  } else if (ni->is_jump()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    87
    return nativeJump_at(addr())->jump_destination() + adj;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    88
  } else if (ni->is_cond_jump()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    89
    return nativeGeneralJump_at(addr())->jump_destination() + adj;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    90
  } else if (ni->is_mov_literal64()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    91
    return (address) ((NativeMovConstReg*)ni)->data();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    92
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    93
    ShouldNotReachHere();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    94
    return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    95
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
    96
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    97
489c9b5090e2 Initial load
duke
parents:
diff changeset
    98
489c9b5090e2 Initial load
duke
parents:
diff changeset
    99
void Relocation::pd_set_call_destination(address x) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   100
  NativeInstruction* ni = nativeInstruction_at(addr());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   101
  if (ni->is_call()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   102
    nativeCall_at(addr())->set_destination(x);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   103
  } else if (ni->is_jump()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   104
    NativeJump* nj = nativeJump_at(addr());
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   105
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   106
    // Unresolved jumps are recognized by a destination of -1
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   107
    // However 64bit can't actually produce such an address
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   108
    // and encodes a jump to self but jump_destination will
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   109
    // return a -1 as the signal. We must not relocate this
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   110
    // jmp or the ic code will not see it as unresolved.
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   111
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   112
    if (nj->jump_destination() == (address) -1) {
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   113
      x = addr(); // jump to self
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   114
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   115
    nj->set_jump_destination(x);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   116
  } else if (ni->is_cond_jump()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   117
    // %%%% kludge this, for now, until we get a jump_destination method
489c9b5090e2 Initial load
duke
parents:
diff changeset
   118
    address old_dest = nativeGeneralJump_at(addr())->jump_destination();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   119
    address disp = Assembler::locate_operand(addr(), Assembler::call32_operand);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   120
    *(jint*)disp += (x - old_dest);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   121
  } else if (ni->is_mov_literal64()) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   122
    ((NativeMovConstReg*)ni)->set_data((intptr_t)x);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   123
  } else {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   124
    ShouldNotReachHere();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   125
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   126
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   127
489c9b5090e2 Initial load
duke
parents:
diff changeset
   128
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
address* Relocation::pd_address_in_code() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   130
  // All embedded Intel addresses are stored in 32-bit words.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   131
  // Since the addr points at the start of the instruction,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   132
  // we must parse the instruction a bit to find the embedded word.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   133
  assert(is_data(), "must be a DataRelocation");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   134
  typedef Assembler::WhichOperand WhichOperand;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   135
  WhichOperand which = (WhichOperand) format(); // that is, disp32 or imm/imm32
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   136
#ifdef AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
   137
  assert(which == Assembler::disp32_operand ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
   138
         which == Assembler::call32_operand ||
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   139
         which == Assembler::imm_operand, "format unpacks ok");
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   140
  if (which != Assembler::imm_operand) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   141
    // The "address" in the code is a displacement can't return it as
489c9b5090e2 Initial load
duke
parents:
diff changeset
   142
    // and address* since it is really a jint*
489c9b5090e2 Initial load
duke
parents:
diff changeset
   143
    ShouldNotReachHere();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   144
    return NULL;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   145
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   146
#else
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   147
  assert(which == Assembler::disp32_operand || which == Assembler::imm_operand, "format unpacks ok");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   148
#endif // AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
   149
  return (address*) Assembler::locate_operand(addr(), which);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   150
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   151
489c9b5090e2 Initial load
duke
parents:
diff changeset
   152
489c9b5090e2 Initial load
duke
parents:
diff changeset
   153
address Relocation::pd_get_address_from_code() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   154
#ifdef AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
   155
  // All embedded Intel addresses are stored in 32-bit words.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   156
  // Since the addr points at the start of the instruction,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   157
  // we must parse the instruction a bit to find the embedded word.
489c9b5090e2 Initial load
duke
parents:
diff changeset
   158
  assert(is_data(), "must be a DataRelocation");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   159
  typedef Assembler::WhichOperand WhichOperand;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   160
  WhichOperand which = (WhichOperand) format(); // that is, disp32 or imm/imm32
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   161
  assert(which == Assembler::disp32_operand ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
   162
         which == Assembler::call32_operand ||
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   163
         which == Assembler::imm_operand, "format unpacks ok");
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   164
  if (which != Assembler::imm_operand) {
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   165
    address ip = addr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   166
    address disp = Assembler::locate_operand(ip, which);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   167
    address next_ip = Assembler::locate_next_instruction(ip);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   168
    address a = next_ip + *(int32_t*) disp;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   169
    return a;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   170
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   171
#endif // AMD64
489c9b5090e2 Initial load
duke
parents:
diff changeset
   172
  return *pd_address_in_code();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   173
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   174
489c9b5090e2 Initial load
duke
parents:
diff changeset
   175
int Relocation::pd_breakpoint_size() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   176
  // minimum breakpoint size, in short words
489c9b5090e2 Initial load
duke
parents:
diff changeset
   177
  return NativeIllegalInstruction::instruction_size / sizeof(short);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   178
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   179
489c9b5090e2 Initial load
duke
parents:
diff changeset
   180
void Relocation::pd_swap_in_breakpoint(address x, short* instrs, int instrlen) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   181
  Untested("pd_swap_in_breakpoint");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   182
  if (instrs != NULL) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   183
    assert(instrlen * sizeof(short) == NativeIllegalInstruction::instruction_size, "enough instrlen in reloc. data");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   184
    for (int i = 0; i < instrlen; i++) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   185
      instrs[i] = ((short*)x)[i];
489c9b5090e2 Initial load
duke
parents:
diff changeset
   186
    }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   187
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   188
  NativeIllegalInstruction::insert(x);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   189
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   190
489c9b5090e2 Initial load
duke
parents:
diff changeset
   191
489c9b5090e2 Initial load
duke
parents:
diff changeset
   192
void Relocation::pd_swap_out_breakpoint(address x, short* instrs, int instrlen) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   193
  Untested("pd_swap_out_breakpoint");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   194
  assert(NativeIllegalInstruction::instruction_size == sizeof(short), "right address unit for update");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   195
  NativeInstruction* ni = nativeInstruction_at(x);
489c9b5090e2 Initial load
duke
parents:
diff changeset
   196
  *(short*)ni->addr_at(0) = instrs[0];
489c9b5090e2 Initial load
duke
parents:
diff changeset
   197
}
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   198
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   199
void poll_Relocation::fix_relocation_after_move(const CodeBuffer* src, CodeBuffer* dest) {
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   200
#ifdef _LP64
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   201
  if (!Assembler::is_polling_page_far()) {
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   202
    typedef Assembler::WhichOperand WhichOperand;
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   203
    WhichOperand which = (WhichOperand) format();
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   204
    // This format is imm but it is really disp32
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   205
    which = Assembler::disp32_operand;
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   206
    address orig_addr = old_addr_for(addr(), src, dest);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   207
    NativeInstruction* oni = nativeInstruction_at(orig_addr);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   208
    int32_t* orig_disp = (int32_t*) Assembler::locate_operand(orig_addr, which);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   209
    // This poll_addr is incorrect by the size of the instruction it is irrelevant
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   210
    intptr_t poll_addr = (intptr_t)oni + *orig_disp;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   211
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   212
    NativeInstruction* ni = nativeInstruction_at(addr());
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   213
    intptr_t new_disp = poll_addr - (intptr_t) ni;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   214
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   215
    int32_t* disp = (int32_t*) Assembler::locate_operand(addr(), which);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   216
    * disp = (int32_t)new_disp;
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   217
  }
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   218
#endif // _LP64
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   219
}
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   220
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   221
void poll_return_Relocation::fix_relocation_after_move(const CodeBuffer* src, CodeBuffer* dest) {
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   222
#ifdef _LP64
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   223
  if (!Assembler::is_polling_page_far()) {
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   224
    typedef Assembler::WhichOperand WhichOperand;
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   225
    WhichOperand which = (WhichOperand) format();
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   226
    // This format is imm but it is really disp32
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   227
    which = Assembler::disp32_operand;
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   228
    address orig_addr = old_addr_for(addr(), src, dest);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   229
    NativeInstruction* oni = nativeInstruction_at(orig_addr);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   230
    int32_t* orig_disp = (int32_t*) Assembler::locate_operand(orig_addr, which);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   231
    // This poll_addr is incorrect by the size of the instruction it is irrelevant
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   232
    intptr_t poll_addr = (intptr_t)oni + *orig_disp;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   233
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   234
    NativeInstruction* ni = nativeInstruction_at(addr());
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   235
    intptr_t new_disp = poll_addr - (intptr_t) ni;
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   236
8871
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   237
    int32_t* disp = (int32_t*) Assembler::locate_operand(addr(), which);
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   238
    * disp = (int32_t)new_disp;
5c3b26c4119e 6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents: 8724
diff changeset
   239
  }
1066
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   240
#endif // _LP64
717c3345024f 5108146: Merge i486 and amd64 cpu directories
never
parents: 670
diff changeset
   241
}