hotspot/src/share/vm/opto/phase.cpp
author kvn
Mon, 01 Feb 2010 16:49:49 -0800
changeset 4754 8aef16f24e16
parent 3676 3bac3e882cd3
child 5547 f4b087cbb361
permissions -rw-r--r--
6614597: Performance variability in jvm2008 xml.validation Summary: Fix incorrect marking of methods as not compilable. Reviewed-by: never
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
     2
 * Copyright 1997-2009 Sun Microsystems, Inc.  All Rights Reserved.
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    19
 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    20
 * CA 95054 USA or visit www.sun.com if you need additional information or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    21
 * have any questions.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
489c9b5090e2 Initial load
duke
parents:
diff changeset
    25
#include "incls/_precompiled.incl"
489c9b5090e2 Initial load
duke
parents:
diff changeset
    26
#include "incls/_phase.cpp.incl"
489c9b5090e2 Initial load
duke
parents:
diff changeset
    27
489c9b5090e2 Initial load
duke
parents:
diff changeset
    28
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    29
int Phase::_total_bytes_compiled = 0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    30
489c9b5090e2 Initial load
duke
parents:
diff changeset
    31
elapsedTimer Phase::_t_totalCompilation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    32
elapsedTimer Phase::_t_methodCompilation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    33
elapsedTimer Phase::_t_stubCompilation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    34
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    35
489c9b5090e2 Initial load
duke
parents:
diff changeset
    36
// The next timers used for LogCompilation
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
elapsedTimer Phase::_t_parser;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
elapsedTimer Phase::_t_escapeAnalysis;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
elapsedTimer Phase::_t_optimizer;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    40
elapsedTimer   Phase::_t_idealLoop;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    41
elapsedTimer   Phase::_t_ccp;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
elapsedTimer Phase::_t_matcher;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
elapsedTimer Phase::_t_registerAllocation;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
elapsedTimer Phase::_t_output;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
elapsedTimer Phase::_t_graphReshaping;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
elapsedTimer Phase::_t_scheduler;
1498
346bf226078e 6743900: frequency based block layout
rasbold
parents: 1
diff changeset
    49
elapsedTimer Phase::_t_blockOrdering;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
elapsedTimer Phase::_t_macroExpand;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
elapsedTimer Phase::_t_peephole;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
elapsedTimer Phase::_t_codeGeneration;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
elapsedTimer Phase::_t_registerMethod;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
elapsedTimer Phase::_t_temporaryTimer1;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
elapsedTimer Phase::_t_temporaryTimer2;
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    56
elapsedTimer Phase::_t_idealLoopVerify;
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
// Subtimers for _t_optimizer
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
elapsedTimer   Phase::_t_iterGVN;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
elapsedTimer   Phase::_t_iterGVN2;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
// Subtimers for _t_registerAllocation
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
elapsedTimer   Phase::_t_ctorChaitin;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
elapsedTimer   Phase::_t_buildIFGphysical;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
elapsedTimer   Phase::_t_computeLive;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
elapsedTimer   Phase::_t_regAllocSplit;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
elapsedTimer   Phase::_t_postAllocCopyRemoval;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
elapsedTimer   Phase::_t_fixupSpills;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    69
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
// Subtimers for _t_output
489c9b5090e2 Initial load
duke
parents:
diff changeset
    71
elapsedTimer   Phase::_t_instrSched;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
elapsedTimer   Phase::_t_buildOopMaps;
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
#endif
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
489c9b5090e2 Initial load
duke
parents:
diff changeset
    75
//------------------------------Phase------------------------------------------
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
Phase::Phase( PhaseNumber pnum ) : _pnum(pnum), C( pnum == Compiler ? NULL : Compile::current()) {
2131
98f9cef66a34 6810672: Comment typos
twisti
parents: 1623
diff changeset
    77
  // Poll for requests from shutdown mechanism to quiesce compiler (4448539, 4448544).
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
  // This is an effective place to poll, since the compiler is full of phases.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
  // In particular, every inlining site uses a recursively created Parse phase.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
  CompileBroker::maybe_block();
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
#ifndef PRODUCT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
static const double minimum_reported_time             = 0.0001; // seconds
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
static const double expected_method_compile_coverage  = 0.97;   // %
489c9b5090e2 Initial load
duke
parents:
diff changeset
    86
static const double minimum_meaningful_method_compile = 2.00;   // seconds
489c9b5090e2 Initial load
duke
parents:
diff changeset
    87
489c9b5090e2 Initial load
duke
parents:
diff changeset
    88
void Phase::print_timers() {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    89
  tty->print_cr ("Accumulated compiler times:");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    90
  tty->print_cr ("---------------------------");
489c9b5090e2 Initial load
duke
parents:
diff changeset
    91
  tty->print_cr ("  Total compilation: %3.3f sec.", Phase::_t_totalCompilation.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    92
  tty->print    ("    method compilation   : %3.3f sec", Phase::_t_methodCompilation.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    93
  tty->print    ("/%d bytes",_total_bytes_compiled);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    94
  tty->print_cr (" (%3.0f bytes per sec) ", Phase::_total_bytes_compiled / Phase::_t_methodCompilation.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    95
  tty->print_cr ("    stub compilation     : %3.3f sec.", Phase::_t_stubCompilation.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    96
  tty->print_cr ("  Phases:");
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    97
  tty->print_cr ("    parse          : %3.3f sec", Phase::_t_parser.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
    98
  if (DoEscapeAnalysis) {
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
    99
    tty->print_cr ("    escape analysis   : %3.3f sec", Phase::_t_escapeAnalysis.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   100
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   101
  tty->print_cr ("    optimizer      : %3.3f sec", Phase::_t_optimizer.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   102
  if( Verbose || WizardMode ) {
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   103
    tty->print_cr ("      iterGVN        : %3.3f sec", Phase::_t_iterGVN.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   104
    tty->print_cr ("      idealLoop      : %3.3f sec", Phase::_t_idealLoop.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   105
    tty->print_cr ("      idealLoopVerify: %3.3f sec", Phase::_t_idealLoopVerify.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   106
    tty->print_cr ("      ccp            : %3.3f sec", Phase::_t_ccp.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   107
    tty->print_cr ("      iterGVN2       : %3.3f sec", Phase::_t_iterGVN2.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   108
    tty->print_cr ("      graphReshape   : %3.3f sec", Phase::_t_graphReshaping.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   109
    double optimizer_subtotal = Phase::_t_iterGVN.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   110
      Phase::_t_idealLoop.seconds() + Phase::_t_ccp.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   111
      Phase::_t_graphReshaping.seconds();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   112
    double percent_of_optimizer = ((optimizer_subtotal == 0.0) ? 0.0 : (optimizer_subtotal / Phase::_t_optimizer.seconds() * 100.0));
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   113
    tty->print_cr ("      subtotal       : %3.3f sec,  %3.2f %%", optimizer_subtotal, percent_of_optimizer);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   114
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   115
  tty->print_cr ("    matcher        : %3.3f sec", Phase::_t_matcher.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   116
  tty->print_cr ("    scheduler      : %3.3f sec", Phase::_t_scheduler.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   117
  tty->print_cr ("    regalloc       : %3.3f sec", Phase::_t_registerAllocation.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   118
  if( Verbose || WizardMode ) {
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   119
    tty->print_cr ("      ctorChaitin    : %3.3f sec", Phase::_t_ctorChaitin.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   120
    tty->print_cr ("      buildIFG       : %3.3f sec", Phase::_t_buildIFGphysical.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   121
    tty->print_cr ("      computeLive    : %3.3f sec", Phase::_t_computeLive.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   122
    tty->print_cr ("      regAllocSplit  : %3.3f sec", Phase::_t_regAllocSplit.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   123
    tty->print_cr ("      postAllocCopyRemoval: %3.3f sec", Phase::_t_postAllocCopyRemoval.seconds());
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   124
    tty->print_cr ("      fixupSpills    : %3.3f sec", Phase::_t_fixupSpills.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   125
    double regalloc_subtotal = Phase::_t_ctorChaitin.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   126
      Phase::_t_buildIFGphysical.seconds() + Phase::_t_computeLive.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   127
      Phase::_t_regAllocSplit.seconds()    + Phase::_t_fixupSpills.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   128
      Phase::_t_postAllocCopyRemoval.seconds();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   129
    double percent_of_regalloc = ((regalloc_subtotal == 0.0) ? 0.0 : (regalloc_subtotal / Phase::_t_registerAllocation.seconds() * 100.0));
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   130
    tty->print_cr ("      subtotal       : %3.3f sec,  %3.2f %%", regalloc_subtotal, percent_of_regalloc);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   131
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   132
  tty->print_cr ("    macroExpand    : %3.3f sec", Phase::_t_macroExpand.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   133
  tty->print_cr ("    blockOrdering  : %3.3f sec", Phase::_t_blockOrdering.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   134
  tty->print_cr ("    peephole       : %3.3f sec", Phase::_t_peephole.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   135
  tty->print_cr ("    codeGen        : %3.3f sec", Phase::_t_codeGeneration.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   136
  tty->print_cr ("    install_code   : %3.3f sec", Phase::_t_registerMethod.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   137
  tty->print_cr ("    -------------- : ----------");
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   138
  double phase_subtotal = Phase::_t_parser.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   139
    (DoEscapeAnalysis ? Phase::_t_escapeAnalysis.seconds() : 0.0) +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   140
    Phase::_t_optimizer.seconds() + Phase::_t_graphReshaping.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   141
    Phase::_t_matcher.seconds() + Phase::_t_scheduler.seconds() +
1498
346bf226078e 6743900: frequency based block layout
rasbold
parents: 1
diff changeset
   142
    Phase::_t_registerAllocation.seconds() + Phase::_t_blockOrdering.seconds() +
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   143
    Phase::_t_macroExpand.seconds() + Phase::_t_peephole.seconds() +
489c9b5090e2 Initial load
duke
parents:
diff changeset
   144
    Phase::_t_codeGeneration.seconds() + Phase::_t_registerMethod.seconds();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   145
  double percent_of_method_compile = ((phase_subtotal == 0.0) ? 0.0 : phase_subtotal / Phase::_t_methodCompilation.seconds()) * 100.0;
489c9b5090e2 Initial load
duke
parents:
diff changeset
   146
  // counters inside Compile::CodeGen include time for adapters and stubs
489c9b5090e2 Initial load
duke
parents:
diff changeset
   147
  // so phase-total can be greater than 100%
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   148
  tty->print_cr ("    total          : %3.3f sec,  %3.2f %%", phase_subtotal, percent_of_method_compile);
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   149
489c9b5090e2 Initial load
duke
parents:
diff changeset
   150
  assert( percent_of_method_compile > expected_method_compile_coverage ||
489c9b5090e2 Initial load
duke
parents:
diff changeset
   151
          phase_subtotal < minimum_meaningful_method_compile,
489c9b5090e2 Initial load
duke
parents:
diff changeset
   152
          "Must account for method compilation");
489c9b5090e2 Initial load
duke
parents:
diff changeset
   153
489c9b5090e2 Initial load
duke
parents:
diff changeset
   154
  if( Phase::_t_temporaryTimer1.seconds() > minimum_reported_time ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   155
    tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   156
    tty->print_cr ("    temporaryTimer1: %3.3f sec", Phase::_t_temporaryTimer1.seconds());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   157
  }
489c9b5090e2 Initial load
duke
parents:
diff changeset
   158
  if( Phase::_t_temporaryTimer2.seconds() > minimum_reported_time ) {
489c9b5090e2 Initial load
duke
parents:
diff changeset
   159
    tty->cr();
489c9b5090e2 Initial load
duke
parents:
diff changeset
   160
    tty->print_cr ("    temporaryTimer2: %3.3f sec", Phase::_t_temporaryTimer2.seconds());
489c9b5090e2 Initial load
duke
parents:
diff changeset
   161
  }
3676
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   162
  tty->print_cr ("    output         : %3.3f sec", Phase::_t_output.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   163
  tty->print_cr ("      isched         : %3.3f sec", Phase::_t_instrSched.seconds());
3bac3e882cd3 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 2131
diff changeset
   164
  tty->print_cr ("      bldOopMaps     : %3.3f sec", Phase::_t_buildOopMaps.seconds());
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
   165
}
489c9b5090e2 Initial load
duke
parents:
diff changeset
   166
#endif