35085
|
1 |
/*
|
|
2 |
* Copyright (c) 2000, 2015, Oracle and/or its affiliates. All rights reserved.
|
35594
|
3 |
* Copyright (c) 2012, 2015 SAP SE. All rights reserved.
|
35085
|
4 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
|
|
5 |
*
|
|
6 |
* This code is free software; you can redistribute it and/or modify it
|
|
7 |
* under the terms of the GNU General Public License version 2 only, as
|
|
8 |
* published by the Free Software Foundation.
|
|
9 |
*
|
|
10 |
* This code is distributed in the hope that it will be useful, but WITHOUT
|
|
11 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
12 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
13 |
* version 2 for more details (a copy is included in the LICENSE file that
|
|
14 |
* accompanied this code).
|
|
15 |
*
|
|
16 |
* You should have received a copy of the GNU General Public License version
|
|
17 |
* 2 along with this work; if not, write to the Free Software Foundation,
|
|
18 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
19 |
*
|
|
20 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
|
|
21 |
* or visit www.oracle.com if you need additional information or have any
|
|
22 |
* questions.
|
|
23 |
*
|
|
24 |
*/
|
|
25 |
|
|
26 |
#ifndef CPU_PPC_VM_C1_LIRASSEMBLER_PPC_HPP
|
|
27 |
#define CPU_PPC_VM_C1_LIRASSEMBLER_PPC_HPP
|
|
28 |
|
|
29 |
private:
|
|
30 |
|
|
31 |
//////////////////////////////////////////////////////////////////////////////
|
|
32 |
// PPC64 load/store emission
|
|
33 |
//
|
|
34 |
// The PPC ld/st instructions cannot accomodate displacements > 16 bits long.
|
|
35 |
// The following "pseudo" instructions (load/store) make it easier to
|
|
36 |
// use the indexed addressing mode by allowing 32 bit displacements:
|
|
37 |
//
|
|
38 |
|
|
39 |
void explicit_null_check(Register addr, CodeEmitInfo* info);
|
|
40 |
|
|
41 |
int store(LIR_Opr from_reg, Register base, int offset, BasicType type, bool wide, bool unaligned);
|
|
42 |
int store(LIR_Opr from_reg, Register base, Register disp, BasicType type, bool wide);
|
|
43 |
|
|
44 |
int load(Register base, int offset, LIR_Opr to_reg, BasicType type, bool wide, bool unaligned);
|
|
45 |
int load(Register base, Register disp, LIR_Opr to_reg, BasicType type, bool wide);
|
|
46 |
|
|
47 |
int shift_amount(BasicType t);
|
|
48 |
|
|
49 |
// Record the type of the receiver in ReceiverTypeData.
|
|
50 |
void type_profile_helper(Register mdo, int mdo_offset_bias,
|
|
51 |
ciMethodData *md, ciProfileData *data,
|
|
52 |
Register recv, Register tmp1, Label* update_done);
|
|
53 |
// Setup pointers to MDO, MDO slot, also compute offset bias to access the slot.
|
|
54 |
void setup_md_access(ciMethod* method, int bci,
|
|
55 |
ciMethodData*& md, ciProfileData*& data, int& mdo_offset_bias);
|
|
56 |
public:
|
|
57 |
static const ConditionRegister BOOL_RESULT;
|
|
58 |
|
|
59 |
// Emit trampoline stub for call. Call bailout() if failed. Return true on success.
|
|
60 |
bool emit_trampoline_stub_for_call(address target, Register Rtoc = noreg);
|
|
61 |
|
|
62 |
enum {
|
42650
|
63 |
_static_call_stub_size = 4 * BytesPerInstWord + MacroAssembler::b64_patchable_size, // or smaller
|
|
64 |
_call_stub_size = _static_call_stub_size + MacroAssembler::trampoline_stub_size, // or smaller
|
|
65 |
_call_aot_stub_size = 0,
|
|
66 |
_exception_handler_size = MacroAssembler::b64_patchable_size, // or smaller
|
|
67 |
_deopt_handler_size = MacroAssembler::bl64_patchable_size
|
35085
|
68 |
};
|
|
69 |
|
42650
|
70 |
// '_static_call_stub_size' is only used on ppc (see LIR_Assembler::emit_static_call_stub()
|
|
71 |
// in c1_LIRAssembler_ppc.cpp. The other, shared getters are defined in c1_LIRAssembler.hpp
|
|
72 |
static int static_call_stub_size() {
|
|
73 |
if (UseAOT) {
|
|
74 |
return _static_call_stub_size + _call_aot_stub_size;
|
|
75 |
} else {
|
|
76 |
return _static_call_stub_size;
|
|
77 |
}
|
|
78 |
}
|
|
79 |
|
35085
|
80 |
#endif // CPU_PPC_VM_C1_LIRASSEMBLER_PPC_HPP
|