hotspot/src/cpu/sparc/vm/c1_LIRAssembler_sparc.hpp
author duke
Sat, 01 Dec 2007 00:00:00 +0000
changeset 1 489c9b5090e2
child 5547 f4b087cbb361
permissions -rw-r--r--
Initial load
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1
489c9b5090e2 Initial load
duke
parents:
diff changeset
     1
/*
489c9b5090e2 Initial load
duke
parents:
diff changeset
     2
 * Copyright 2000-2006 Sun Microsystems, Inc.  All Rights Reserved.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     3
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     4
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     5
 * This code is free software; you can redistribute it and/or modify it
489c9b5090e2 Initial load
duke
parents:
diff changeset
     6
 * under the terms of the GNU General Public License version 2 only, as
489c9b5090e2 Initial load
duke
parents:
diff changeset
     7
 * published by the Free Software Foundation.
489c9b5090e2 Initial load
duke
parents:
diff changeset
     8
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
     9
 * This code is distributed in the hope that it will be useful, but WITHOUT
489c9b5090e2 Initial load
duke
parents:
diff changeset
    10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
489c9b5090e2 Initial load
duke
parents:
diff changeset
    12
 * version 2 for more details (a copy is included in the LICENSE file that
489c9b5090e2 Initial load
duke
parents:
diff changeset
    13
 * accompanied this code).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    14
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    15
 * You should have received a copy of the GNU General Public License version
489c9b5090e2 Initial load
duke
parents:
diff changeset
    16
 * 2 along with this work; if not, write to the Free Software Foundation,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    17
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    18
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    19
 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    20
 * CA 95054 USA or visit www.sun.com if you need additional information or
489c9b5090e2 Initial load
duke
parents:
diff changeset
    21
 * have any questions.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    22
 *
489c9b5090e2 Initial load
duke
parents:
diff changeset
    23
 */
489c9b5090e2 Initial load
duke
parents:
diff changeset
    24
489c9b5090e2 Initial load
duke
parents:
diff changeset
    25
 private:
489c9b5090e2 Initial load
duke
parents:
diff changeset
    26
489c9b5090e2 Initial load
duke
parents:
diff changeset
    27
  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
489c9b5090e2 Initial load
duke
parents:
diff changeset
    28
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
    29
  // Sparc load/store emission
489c9b5090e2 Initial load
duke
parents:
diff changeset
    30
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
    31
  // The sparc ld/st instructions cannot accomodate displacements > 13 bits long.
489c9b5090e2 Initial load
duke
parents:
diff changeset
    32
  // The following "pseudo" sparc instructions (load/store) make it easier to use the indexed addressing mode
489c9b5090e2 Initial load
duke
parents:
diff changeset
    33
  // by allowing 32 bit displacements:
489c9b5090e2 Initial load
duke
parents:
diff changeset
    34
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
    35
  //    When disp <= 13 bits long, a single load or store instruction is emitted with (disp + [d]).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    36
  //    When disp >  13 bits long, code is emitted to set the displacement into the O7 register,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    37
  //       and then a load or store is emitted with ([O7] + [d]).
489c9b5090e2 Initial load
duke
parents:
diff changeset
    38
  //
489c9b5090e2 Initial load
duke
parents:
diff changeset
    39
489c9b5090e2 Initial load
duke
parents:
diff changeset
    40
  // some load/store variants return the code_offset for proper positioning of debug info for null checks
489c9b5090e2 Initial load
duke
parents:
diff changeset
    41
489c9b5090e2 Initial load
duke
parents:
diff changeset
    42
  // load/store with 32 bit displacement
489c9b5090e2 Initial load
duke
parents:
diff changeset
    43
  int load(Register s, int disp, Register d, BasicType ld_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    44
  void store(Register value, Register base, int offset, BasicType type, CodeEmitInfo *info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    45
489c9b5090e2 Initial load
duke
parents:
diff changeset
    46
  // loadf/storef with 32 bit displacement
489c9b5090e2 Initial load
duke
parents:
diff changeset
    47
  void load(Register s, int disp, FloatRegister d, BasicType ld_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    48
  void store(FloatRegister d, Register s1, int disp, BasicType st_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    49
489c9b5090e2 Initial load
duke
parents:
diff changeset
    50
  // convienence methods for calling load/store with an Address
489c9b5090e2 Initial load
duke
parents:
diff changeset
    51
  void load(const Address& a, Register d, BasicType ld_type, CodeEmitInfo* info = NULL, int offset = 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    52
  void store(Register d, const Address& a, BasicType st_type, CodeEmitInfo* info = NULL, int offset = 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    53
  void load(const Address& a, FloatRegister d, BasicType ld_type, CodeEmitInfo* info = NULL, int offset = 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    54
  void store(FloatRegister d, const Address& a, BasicType st_type, CodeEmitInfo* info = NULL, int offset = 0);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    55
489c9b5090e2 Initial load
duke
parents:
diff changeset
    56
  // convienence methods for calling load/store with an LIR_Address
489c9b5090e2 Initial load
duke
parents:
diff changeset
    57
  void load(LIR_Address* a, Register d, BasicType ld_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    58
  void store(Register d, LIR_Address* a, BasicType st_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    59
  void load(LIR_Address* a, FloatRegister d, BasicType ld_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    60
  void store(FloatRegister d, LIR_Address* a, BasicType st_type, CodeEmitInfo* info = NULL);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    61
489c9b5090e2 Initial load
duke
parents:
diff changeset
    62
  int store(LIR_Opr from_reg, Register base, int offset, BasicType type, bool unaligned = false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    63
  int store(LIR_Opr from_reg, Register base, Register disp, BasicType type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    65
  int load(Register base, int offset, LIR_Opr to_reg, BasicType type, bool unaligned = false);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    66
  int load(Register base, Register disp, LIR_Opr to_reg, BasicType type);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    67
489c9b5090e2 Initial load
duke
parents:
diff changeset
    68
  void monitorexit(LIR_Opr obj_opr, LIR_Opr lock_opr, Register hdr, int monitor_no);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    69
489c9b5090e2 Initial load
duke
parents:
diff changeset
    70
  int shift_amount(BasicType t);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    71
489c9b5090e2 Initial load
duke
parents:
diff changeset
    72
  static bool is_single_instruction(LIR_Op* op);
489c9b5090e2 Initial load
duke
parents:
diff changeset
    73
489c9b5090e2 Initial load
duke
parents:
diff changeset
    74
 public:
489c9b5090e2 Initial load
duke
parents:
diff changeset
    75
  void pack64( Register rs, Register rd );
489c9b5090e2 Initial load
duke
parents:
diff changeset
    76
  void unpack64( Register rd );
489c9b5090e2 Initial load
duke
parents:
diff changeset
    77
489c9b5090e2 Initial load
duke
parents:
diff changeset
    78
enum {
489c9b5090e2 Initial load
duke
parents:
diff changeset
    79
#ifdef _LP64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    80
         call_stub_size = 68,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    81
#else
489c9b5090e2 Initial load
duke
parents:
diff changeset
    82
         call_stub_size = 20,
489c9b5090e2 Initial load
duke
parents:
diff changeset
    83
#endif // _LP64
489c9b5090e2 Initial load
duke
parents:
diff changeset
    84
         exception_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(10*4),
489c9b5090e2 Initial load
duke
parents:
diff changeset
    85
         deopt_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(10*4) };