author | fyang |
Tue, 12 Apr 2016 11:53:44 +0800 | |
changeset 38037 | 31c22b526d30 |
parent 36564 | 9442bb67de26 |
child 38079 | fd24ad51113a |
child 38143 | 3b732f17ea7d |
permissions | -rw-r--r-- |
29183 | 1 |
/* |
36099
bb0cc62ab037
8147379: Investigate if ConvertSleepToYield still should be false by default on Sparc
dholmes
parents:
35148
diff
changeset
|
2 |
* Copyright (c) 2000, 2016, Oracle and/or its affiliates. All rights reserved. |
31381 | 3 |
* Copyright (c) 2015, Red Hat Inc. All rights reserved. |
29183 | 4 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
5 |
* |
|
6 |
* This code is free software; you can redistribute it and/or modify it |
|
7 |
* under the terms of the GNU General Public License version 2 only, as |
|
8 |
* published by the Free Software Foundation. |
|
9 |
* |
|
10 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
11 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
12 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
13 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
14 |
* accompanied this code). |
|
15 |
* |
|
16 |
* You should have received a copy of the GNU General Public License version |
|
17 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
18 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
19 |
* |
|
20 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
21 |
* or visit www.oracle.com if you need additional information or have any |
|
22 |
* questions. |
|
23 |
* |
|
24 |
*/ |
|
25 |
||
26 |
#ifndef CPU_AARCH64_VM_GLOBALS_AARCH64_HPP |
|
27 |
#define CPU_AARCH64_VM_GLOBALS_AARCH64_HPP |
|
28 |
||
29 |
#include "utilities/globalDefinitions.hpp" |
|
30 |
#include "utilities/macros.hpp" |
|
31 |
||
32 |
// Sets the default values for platform dependent flags used by the runtime system. |
|
33 |
// (see globals.hpp) |
|
34 |
||
35 |
define_pd_global(bool, ShareVtableStubs, true); |
|
36 |
define_pd_global(bool, NeedsDeoptSuspend, false); // only register window machines need this |
|
37 |
||
38 |
define_pd_global(bool, ImplicitNullChecks, true); // Generate code for implicit null checks |
|
39 |
define_pd_global(bool, TrapBasedNullChecks, false); |
|
40 |
define_pd_global(bool, UncommonNullCast, true); // Uncommon-trap NULLs past to check cast |
|
41 |
||
42 |
define_pd_global(intx, CodeEntryAlignment, 64); |
|
43 |
define_pd_global(intx, OptoLoopAlignment, 16); |
|
44 |
define_pd_global(intx, InlineFrequencyCount, 100); |
|
45 |
||
33222
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
46 |
#define DEFAULT_STACK_YELLOW_PAGES (2) |
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
47 |
#define DEFAULT_STACK_RED_PAGES (1) |
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
48 |
#define DEFAULT_STACK_SHADOW_PAGES (4 DEBUG_ONLY(+5)) |
35071
a0910b1d3e0d
8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents:
33628
diff
changeset
|
49 |
#define DEFAULT_STACK_RESERVED_PAGES (0) |
29183 | 50 |
|
33471
e70067b81b0b
8140582: aarch64: jvm fails to initialise after 8078556
enevill
parents:
33222
diff
changeset
|
51 |
#define MIN_STACK_YELLOW_PAGES 1 |
e70067b81b0b
8140582: aarch64: jvm fails to initialise after 8078556
enevill
parents:
33222
diff
changeset
|
52 |
#define MIN_STACK_RED_PAGES 1 |
e70067b81b0b
8140582: aarch64: jvm fails to initialise after 8078556
enevill
parents:
33222
diff
changeset
|
53 |
#define MIN_STACK_SHADOW_PAGES 1 |
35071
a0910b1d3e0d
8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents:
33628
diff
changeset
|
54 |
#define MIN_STACK_RESERVED_PAGES (0) |
33222
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
55 |
|
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
56 |
define_pd_global(intx, StackYellowPages, DEFAULT_STACK_YELLOW_PAGES); |
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
57 |
define_pd_global(intx, StackRedPages, DEFAULT_STACK_RED_PAGES); |
e0a340f4ab6e
8078556: Runtime: implement ranges (optionally constraints) for those flags that have them missing.
gziemski
parents:
31783
diff
changeset
|
58 |
define_pd_global(intx, StackShadowPages, DEFAULT_STACK_SHADOW_PAGES); |
35071
a0910b1d3e0d
8046936: JEP 270: Reserved Stack Areas for Critical Sections
fparain
parents:
33628
diff
changeset
|
59 |
define_pd_global(intx, StackReservedPages, DEFAULT_STACK_RESERVED_PAGES); |
29183 | 60 |
|
61 |
define_pd_global(bool, RewriteBytecodes, true); |
|
30889
325a4db0d161
8081289: aarch64: add support for RewriteFrequentPairs in interpreter
enevill
parents:
30429
diff
changeset
|
62 |
define_pd_global(bool, RewriteFrequentPairs, true); |
29183 | 63 |
|
64 |
define_pd_global(bool, UseMembar, true); |
|
65 |
||
30305
b92a97e1e9cb
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents:
29183
diff
changeset
|
66 |
define_pd_global(bool, PreserveFramePointer, false); |
b92a97e1e9cb
8068945: Use RBP register as proper frame pointer in JIT compiled code on x86
zmajo
parents:
29183
diff
changeset
|
67 |
|
29183 | 68 |
// GC Ergo Flags |
69 |
define_pd_global(uintx, CMSYoungGenPerWorker, 64*M); // default max size of CMS young gen, per GC worker thread |
|
70 |
||
71 |
define_pd_global(uintx, TypeProfileLevel, 111); |
|
72 |
||
33628 | 73 |
// No performance work done here yet. |
74 |
define_pd_global(bool, CompactStrings, false); |
|
75 |
||
29183 | 76 |
// avoid biased locking while we are bootstrapping the aarch64 build |
77 |
define_pd_global(bool, UseBiasedLocking, false); |
|
78 |
||
38037
31c22b526d30
8153713: aarch64: improve short array clearing using store pair
fyang
parents:
36564
diff
changeset
|
79 |
// Clear short arrays bigger than one word in an arch-specific way |
31c22b526d30
8153713: aarch64: improve short array clearing using store pair
fyang
parents:
36564
diff
changeset
|
80 |
define_pd_global(intx, InitArrayShortSize, BytesPerLong); |
36554
a7eb9ee4680c
8146801: Allocating short arrays of non-constant size is slow
shade
parents:
36103
diff
changeset
|
81 |
|
29183 | 82 |
#if defined(COMPILER1) || defined(COMPILER2) |
83 |
define_pd_global(intx, InlineSmallCode, 1000); |
|
84 |
#endif |
|
85 |
||
86 |
#ifdef BUILTIN_SIM |
|
87 |
#define UseBuiltinSim true |
|
31381 | 88 |
#define ARCH_FLAGS(develop, product, diagnostic, experimental, notproduct, range, constraint) \ |
29183 | 89 |
\ |
90 |
product(bool, NotifySimulator, UseBuiltinSim, \ |
|
91 |
"tell the AArch64 sim where we are in method code") \ |
|
92 |
\ |
|
93 |
product(bool, UseSimulatorCache, false, \ |
|
94 |
"tell sim to cache memory updates until exclusive op occurs") \ |
|
95 |
\ |
|
96 |
product(bool, DisableBCCheck, true, \ |
|
97 |
"tell sim not to invoke bccheck callback") \ |
|
98 |
\ |
|
99 |
product(bool, NearCpool, true, \ |
|
100 |
"constant pool is close to instructions") \ |
|
101 |
\ |
|
30429
c980154ed1a3
8079203: AARCH64: Need to cater for different partner implementations
enevill
parents:
30305
diff
changeset
|
102 |
product(bool, UseBarriersForVolatile, false, \ |
c980154ed1a3
8079203: AARCH64: Need to cater for different partner implementations
enevill
parents:
30305
diff
changeset
|
103 |
"Use memory barriers to implement volatile accesses") \ |
29183 | 104 |
\ |
105 |
product(bool, UseCRC32, false, \ |
|
106 |
"Use CRC32 instructions for CRC32 computation") \ |
|
36562
4d1e93624d6a
8150394: aarch64: add support for 8.1 LSE CAS instructions
enevill
parents:
36554
diff
changeset
|
107 |
\ |
4d1e93624d6a
8150394: aarch64: add support for 8.1 LSE CAS instructions
enevill
parents:
36554
diff
changeset
|
108 |
product(bool, UseLSE, false, \ |
4d1e93624d6a
8150394: aarch64: add support for 8.1 LSE CAS instructions
enevill
parents:
36554
diff
changeset
|
109 |
"Use LSE instructions") \ |
29183 | 110 |
|
111 |
// Don't attempt to use Neon on builtin sim until builtin sim supports it |
|
112 |
#define UseCRC32 false |
|
36564
9442bb67de26
8150313: aarch64: optimise array copy using SIMD instructions
enevill
parents:
36562
diff
changeset
|
113 |
#define UseSIMDForMemoryOps false |
29183 | 114 |
|
115 |
#else |
|
116 |
#define UseBuiltinSim false |
|
117 |
#define NotifySimulator false |
|
118 |
#define UseSimulatorCache false |
|
119 |
#define DisableBCCheck true |
|
31381 | 120 |
#define ARCH_FLAGS(develop, product, diagnostic, experimental, notproduct, range, constraint) \ |
29183 | 121 |
\ |
122 |
product(bool, NearCpool, true, \ |
|
123 |
"constant pool is close to instructions") \ |
|
124 |
\ |
|
30429
c980154ed1a3
8079203: AARCH64: Need to cater for different partner implementations
enevill
parents:
30305
diff
changeset
|
125 |
product(bool, UseBarriersForVolatile, false, \ |
c980154ed1a3
8079203: AARCH64: Need to cater for different partner implementations
enevill
parents:
30305
diff
changeset
|
126 |
"Use memory barriers to implement volatile accesses") \ |
29183 | 127 |
product(bool, UseNeon, false, \ |
128 |
"Use Neon for CRC32 computation") \ |
|
129 |
product(bool, UseCRC32, false, \ |
|
130 |
"Use CRC32 instructions for CRC32 computation") \ |
|
36564
9442bb67de26
8150313: aarch64: optimise array copy using SIMD instructions
enevill
parents:
36562
diff
changeset
|
131 |
product(bool, UseSIMDForMemoryOps, false, \ |
9442bb67de26
8150313: aarch64: optimise array copy using SIMD instructions
enevill
parents:
36562
diff
changeset
|
132 |
"Use SIMD instructions in generated memory move code") \ |
36562
4d1e93624d6a
8150394: aarch64: add support for 8.1 LSE CAS instructions
enevill
parents:
36554
diff
changeset
|
133 |
product(bool, UseLSE, false, \ |
4d1e93624d6a
8150394: aarch64: add support for 8.1 LSE CAS instructions
enevill
parents:
36554
diff
changeset
|
134 |
"Use LSE instructions") \ |
29183 | 135 |
product(bool, TraceTraps, false, "Trace all traps the signal handler") |
136 |
||
137 |
#endif |
|
138 |
||
139 |
||
140 |
#endif // CPU_AARCH64_VM_GLOBALS_AARCH64_HPP |