author | iveresov |
Thu, 22 Jan 2015 11:25:23 -0800 | |
changeset 28723 | 0a36120cb225 |
parent 27697 | ae60f551e5c8 |
child 28954 | 7dda6c26cc98 |
child 29181 | 89beae49867c |
permissions | -rw-r--r-- |
1 | 1 |
/* |
25930 | 2 |
* Copyright (c) 1997, 2014, Oracle and/or its affiliates. All rights reserved. |
1 | 3 |
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 |
* |
|
5 |
* This code is free software; you can redistribute it and/or modify it |
|
6 |
* under the terms of the GNU General Public License version 2 only, as |
|
7 |
* published by the Free Software Foundation. |
|
8 |
* |
|
9 |
* This code is distributed in the hope that it will be useful, but WITHOUT |
|
10 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
11 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
12 |
* version 2 for more details (a copy is included in the LICENSE file that |
|
13 |
* accompanied this code). |
|
14 |
* |
|
15 |
* You should have received a copy of the GNU General Public License version |
|
16 |
* 2 along with this work; if not, write to the Free Software Foundation, |
|
17 |
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. |
|
18 |
* |
|
5547
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
5251
diff
changeset
|
19 |
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
5251
diff
changeset
|
20 |
* or visit www.oracle.com if you need additional information or have any |
f4b087cbb361
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
5251
diff
changeset
|
21 |
* questions. |
1 | 22 |
* |
23 |
*/ |
|
24 |
||
7397 | 25 |
#ifndef SHARE_VM_OPTO_MEMNODE_HPP |
26 |
#define SHARE_VM_OPTO_MEMNODE_HPP |
|
27 |
||
28 |
#include "opto/multnode.hpp" |
|
29 |
#include "opto/node.hpp" |
|
30 |
#include "opto/opcodes.hpp" |
|
31 |
#include "opto/type.hpp" |
|
32 |
||
1 | 33 |
// Portions of code courtesy of Clifford Click |
34 |
||
35 |
class MultiNode; |
|
36 |
class PhaseCCP; |
|
37 |
class PhaseTransform; |
|
38 |
||
39 |
//------------------------------MemNode---------------------------------------- |
|
40 |
// Load or Store, possibly throwing a NULL pointer exception |
|
41 |
class MemNode : public Node { |
|
42 |
protected: |
|
43 |
#ifdef ASSERT |
|
44 |
const TypePtr* _adr_type; // What kind of memory is being addressed? |
|
45 |
#endif |
|
46 |
virtual uint size_of() const; // Size is bigger (ASSERT only) |
|
47 |
public: |
|
48 |
enum { Control, // When is it safe to do this load? |
|
49 |
Memory, // Chunk of memory is being loaded from |
|
50 |
Address, // Actually address, derived from base |
|
51 |
ValueIn, // Value to store |
|
52 |
OopStore // Preceeding oop store, only in StoreCM |
|
53 |
}; |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
54 |
typedef enum { unordered = 0, |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
55 |
acquire, // Load has to acquire or be succeeded by MemBarAcquire. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
56 |
release // Store has to release or be preceded by MemBarRelease. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
57 |
} MemOrd; |
1 | 58 |
protected: |
59 |
MemNode( Node *c0, Node *c1, Node *c2, const TypePtr* at ) |
|
60 |
: Node(c0,c1,c2 ) { |
|
61 |
init_class_id(Class_Mem); |
|
62 |
debug_only(_adr_type=at; adr_type();) |
|
63 |
} |
|
64 |
MemNode( Node *c0, Node *c1, Node *c2, const TypePtr* at, Node *c3 ) |
|
65 |
: Node(c0,c1,c2,c3) { |
|
66 |
init_class_id(Class_Mem); |
|
67 |
debug_only(_adr_type=at; adr_type();) |
|
68 |
} |
|
69 |
MemNode( Node *c0, Node *c1, Node *c2, const TypePtr* at, Node *c3, Node *c4) |
|
70 |
: Node(c0,c1,c2,c3,c4) { |
|
71 |
init_class_id(Class_Mem); |
|
72 |
debug_only(_adr_type=at; adr_type();) |
|
73 |
} |
|
74 |
||
206 | 75 |
public: |
1 | 76 |
// Helpers for the optimizer. Documented in memnode.cpp. |
77 |
static bool detect_ptr_independence(Node* p1, AllocateNode* a1, |
|
78 |
Node* p2, AllocateNode* a2, |
|
79 |
PhaseTransform* phase); |
|
80 |
static bool adr_phi_is_loop_invariant(Node* adr_phi, Node* cast); |
|
81 |
||
17383 | 82 |
static Node *optimize_simple_memory_chain(Node *mchain, const TypeOopPtr *t_oop, Node *load, PhaseGVN *phase); |
83 |
static Node *optimize_memory_chain(Node *mchain, const TypePtr *t_adr, Node *load, PhaseGVN *phase); |
|
1 | 84 |
// This one should probably be a phase-specific function: |
258
dbd6f2ed7ba0
6692301: Side effect in NumberFormat tests with -server -Xcomp
kvn
parents:
247
diff
changeset
|
85 |
static bool all_controls_dominate(Node* dom, Node* sub); |
1 | 86 |
|
589 | 87 |
// Find any cast-away of null-ness and keep its control. |
88 |
static Node *Ideal_common_DU_postCCP( PhaseCCP *ccp, Node* n, Node* adr ); |
|
1 | 89 |
virtual Node *Ideal_DU_postCCP( PhaseCCP *ccp ); |
90 |
||
91 |
virtual const class TypePtr *adr_type() const; // returns bottom_type of address |
|
92 |
||
93 |
// Shared code for Ideal methods: |
|
94 |
Node *Ideal_common(PhaseGVN *phase, bool can_reshape); // Return -1 for short-circuit NULL. |
|
95 |
||
96 |
// Helper function for adr_type() implementations. |
|
97 |
static const TypePtr* calculate_adr_type(const Type* t, const TypePtr* cross_check = NULL); |
|
98 |
||
99 |
// Raw access function, to allow copying of adr_type efficiently in |
|
100 |
// product builds and retain the debug info for debug builds. |
|
101 |
const TypePtr *raw_adr_type() const { |
|
102 |
#ifdef ASSERT |
|
103 |
return _adr_type; |
|
104 |
#else |
|
105 |
return 0; |
|
106 |
#endif |
|
107 |
} |
|
108 |
||
109 |
// Map a load or store opcode to its corresponding store opcode. |
|
110 |
// (Return -1 if unknown.) |
|
111 |
virtual int store_Opcode() const { return -1; } |
|
112 |
||
113 |
// What is the type of the value in memory? (T_VOID mean "unspecified".) |
|
114 |
virtual BasicType memory_type() const = 0; |
|
202
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
115 |
virtual int memory_size() const { |
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
116 |
#ifdef ASSERT |
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
117 |
return type2aelembytes(memory_type(), true); |
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
118 |
#else |
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
119 |
return type2aelembytes(memory_type()); |
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
120 |
#endif |
dc13bf0e5d5d
6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents:
190
diff
changeset
|
121 |
} |
1 | 122 |
|
123 |
// Search through memory states which precede this node (load or store). |
|
124 |
// Look for an exact match for the address, with no intervening |
|
125 |
// aliased stores. |
|
126 |
Node* find_previous_store(PhaseTransform* phase); |
|
127 |
||
128 |
// Can this node (load or store) accurately see a stored value in |
|
129 |
// the given memory state? (The state may or may not be in(Memory).) |
|
130 |
Node* can_see_stored_value(Node* st, PhaseTransform* phase) const; |
|
131 |
||
132 |
#ifndef PRODUCT |
|
133 |
static void dump_adr_type(const Node* mem, const TypePtr* adr_type, outputStream *st); |
|
134 |
virtual void dump_spec(outputStream *st) const; |
|
135 |
#endif |
|
136 |
}; |
|
137 |
||
138 |
//------------------------------LoadNode--------------------------------------- |
|
139 |
// Load value; requires Memory and Address |
|
140 |
class LoadNode : public MemNode { |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
141 |
private: |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
142 |
// On platforms with weak memory ordering (e.g., PPC, Ia64) we distinguish |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
143 |
// loads that can be reordered, and such requiring acquire semantics to |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
144 |
// adhere to the Java specification. The required behaviour is stored in |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
145 |
// this field. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
146 |
const MemOrd _mo; |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
147 |
|
1 | 148 |
protected: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
149 |
virtual uint cmp(const Node &n) const; |
1 | 150 |
virtual uint size_of() const; // Size is bigger |
27637
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
151 |
// Should LoadNode::Ideal() attempt to remove control edges? |
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
152 |
virtual bool can_remove_control() const; |
1 | 153 |
const Type* const _type; // What kind of value is loaded? |
154 |
public: |
|
155 |
||
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
156 |
LoadNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const Type *rt, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
157 |
: MemNode(c,mem,adr,at), _type(rt), _mo(mo) { |
1 | 158 |
init_class_id(Class_Load); |
159 |
} |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
160 |
inline bool is_unordered() const { return !is_acquire(); } |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
161 |
inline bool is_acquire() const { |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
162 |
assert(_mo == unordered || _mo == acquire, "unexpected"); |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
163 |
return _mo == acquire; |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
164 |
} |
1 | 165 |
|
166 |
// Polymorphic factory method: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
167 |
static Node* make(PhaseGVN& gvn, Node *c, Node *mem, Node *adr, |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
168 |
const TypePtr* at, const Type *rt, BasicType bt, MemOrd mo); |
1 | 169 |
|
170 |
virtual uint hash() const; // Check the type |
|
171 |
||
172 |
// Handle algebraic identities here. If we have an identity, return the Node |
|
173 |
// we are equivalent to. We look for Load of a Store. |
|
174 |
virtual Node *Identity( PhaseTransform *phase ); |
|
175 |
||
27637
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
176 |
// If the load is from Field memory and the pointer is non-null, it might be possible to |
1 | 177 |
// zero out the control input. |
27637
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
178 |
// If the offset is constant and the base is an object allocation, |
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
179 |
// try to hook me up to the exact initializing store. |
1 | 180 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
181 |
||
589 | 182 |
// Split instance field load through Phi. |
183 |
Node* split_through_phi(PhaseGVN *phase); |
|
184 |
||
190
e9a0a9dcd4f6
6395208: Elide autoboxing for calls to HashMap.get(int) and HashMap.get(long)
never
parents:
1
diff
changeset
|
185 |
// Recover original value from boxed values |
e9a0a9dcd4f6
6395208: Elide autoboxing for calls to HashMap.get(int) and HashMap.get(long)
never
parents:
1
diff
changeset
|
186 |
Node *eliminate_autobox(PhaseGVN *phase); |
e9a0a9dcd4f6
6395208: Elide autoboxing for calls to HashMap.get(int) and HashMap.get(long)
never
parents:
1
diff
changeset
|
187 |
|
1 | 188 |
// Compute a new Type for this node. Basically we just do the pre-check, |
189 |
// then call the virtual add() to set the type. |
|
190 |
virtual const Type *Value( PhaseTransform *phase ) const; |
|
191 |
||
590
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
192 |
// Common methods for LoadKlass and LoadNKlass nodes. |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
193 |
const Type *klass_value_common( PhaseTransform *phase ) const; |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
194 |
Node *klass_identity_common( PhaseTransform *phase ); |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
195 |
|
1 | 196 |
virtual uint ideal_reg() const; |
197 |
virtual const Type *bottom_type() const; |
|
198 |
// Following method is copied from TypeNode: |
|
199 |
void set_type(const Type* t) { |
|
200 |
assert(t != NULL, "sanity"); |
|
201 |
debug_only(uint check_hash = (VerifyHashTableKeys && _hash_lock) ? hash() : NO_HASH); |
|
202 |
*(const Type**)&_type = t; // cast away const-ness |
|
203 |
// If this node is in the hash table, make sure it doesn't need a rehash. |
|
204 |
assert(check_hash == NO_HASH || check_hash == hash(), "type change must preserve hash code"); |
|
205 |
} |
|
206 |
const Type* type() const { assert(_type != NULL, "sanity"); return _type; }; |
|
207 |
||
208 |
// Do not match memory edge |
|
209 |
virtual uint match_edge(uint idx) const; |
|
210 |
||
211 |
// Map a load opcode to its corresponding store opcode. |
|
212 |
virtual int store_Opcode() const = 0; |
|
213 |
||
237
fba97e902303
6673473: (Escape Analysis) Add the instance's field information to PhiNode
kvn
parents:
206
diff
changeset
|
214 |
// Check if the load's memory input is a Phi node with the same control. |
fba97e902303
6673473: (Escape Analysis) Add the instance's field information to PhiNode
kvn
parents:
206
diff
changeset
|
215 |
bool is_instance_field_load_with_local_phi(Node* ctrl); |
fba97e902303
6673473: (Escape Analysis) Add the instance's field information to PhiNode
kvn
parents:
206
diff
changeset
|
216 |
|
1 | 217 |
#ifndef PRODUCT |
218 |
virtual void dump_spec(outputStream *st) const; |
|
219 |
#endif |
|
5889 | 220 |
#ifdef ASSERT |
221 |
// Helper function to allow a raw load without control edge for some cases |
|
222 |
static bool is_immutable_value(Node* adr); |
|
223 |
#endif |
|
1 | 224 |
protected: |
225 |
const Type* load_array_final_field(const TypeKlassPtr *tkls, |
|
226 |
ciKlass* klass) const; |
|
21526
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
227 |
// depends_only_on_test is almost always true, and needs to be almost always |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
228 |
// true to enable key hoisting & commoning optimizations. However, for the |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
229 |
// special case of RawPtr loads from TLS top & end, and other loads performed by |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
230 |
// GC barriers, the control edge carries the dependence preventing hoisting past |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
231 |
// a Safepoint instead of the memory edge. (An unfortunate consequence of having |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
232 |
// Safepoints not set Raw Memory; itself an unfortunate consequence of having Nodes |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
233 |
// which produce results (new raw memory state) inside of loops preventing all |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
234 |
// manner of other optimizations). Basically, it's ugly but so is the alternative. |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
235 |
// See comment in macro.cpp, around line 125 expand_allocate_common(). |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
236 |
virtual bool depends_only_on_test() const { return adr_type() != TypeRawPtr::BOTTOM; } |
03b4acedb351
8017065: C2 allows safepoint checks to leak into G1 pre-barriers
iveresov
parents:
17383
diff
changeset
|
237 |
|
1 | 238 |
}; |
239 |
||
240 |
//------------------------------LoadBNode-------------------------------------- |
|
241 |
// Load a byte (8bits signed) from memory |
|
242 |
class LoadBNode : public LoadNode { |
|
243 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
244 |
LoadBNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const TypeInt *ti, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
245 |
: LoadNode(c, mem, adr, at, ti, mo) {} |
1 | 246 |
virtual int Opcode() const; |
247 |
virtual uint ideal_reg() const { return Op_RegI; } |
|
248 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
11562 | 249 |
virtual const Type *Value(PhaseTransform *phase) const; |
1 | 250 |
virtual int store_Opcode() const { return Op_StoreB; } |
251 |
virtual BasicType memory_type() const { return T_BYTE; } |
|
252 |
}; |
|
253 |
||
2150 | 254 |
//------------------------------LoadUBNode------------------------------------- |
255 |
// Load a unsigned byte (8bits unsigned) from memory |
|
256 |
class LoadUBNode : public LoadNode { |
|
257 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
258 |
LoadUBNode(Node* c, Node* mem, Node* adr, const TypePtr* at, const TypeInt* ti, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
259 |
: LoadNode(c, mem, adr, at, ti, mo) {} |
2150 | 260 |
virtual int Opcode() const; |
261 |
virtual uint ideal_reg() const { return Op_RegI; } |
|
262 |
virtual Node* Ideal(PhaseGVN *phase, bool can_reshape); |
|
11562 | 263 |
virtual const Type *Value(PhaseTransform *phase) const; |
2150 | 264 |
virtual int store_Opcode() const { return Op_StoreB; } |
265 |
virtual BasicType memory_type() const { return T_BYTE; } |
|
266 |
}; |
|
267 |
||
2022
28ce8115a91d
6796746: rename LoadC (char) opcode class to LoadUS (unsigned short)
twisti
parents:
1500
diff
changeset
|
268 |
//------------------------------LoadUSNode------------------------------------- |
28ce8115a91d
6796746: rename LoadC (char) opcode class to LoadUS (unsigned short)
twisti
parents:
1500
diff
changeset
|
269 |
// Load an unsigned short/char (16bits unsigned) from memory |
28ce8115a91d
6796746: rename LoadC (char) opcode class to LoadUS (unsigned short)
twisti
parents:
1500
diff
changeset
|
270 |
class LoadUSNode : public LoadNode { |
1 | 271 |
public: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
272 |
LoadUSNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const TypeInt *ti, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
273 |
: LoadNode(c, mem, adr, at, ti, mo) {} |
1 | 274 |
virtual int Opcode() const; |
275 |
virtual uint ideal_reg() const { return Op_RegI; } |
|
276 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
11562 | 277 |
virtual const Type *Value(PhaseTransform *phase) const; |
1 | 278 |
virtual int store_Opcode() const { return Op_StoreC; } |
279 |
virtual BasicType memory_type() const { return T_CHAR; } |
|
280 |
}; |
|
281 |
||
11562 | 282 |
//------------------------------LoadSNode-------------------------------------- |
283 |
// Load a short (16bits signed) from memory |
|
284 |
class LoadSNode : public LoadNode { |
|
285 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
286 |
LoadSNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const TypeInt *ti, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
287 |
: LoadNode(c, mem, adr, at, ti, mo) {} |
11562 | 288 |
virtual int Opcode() const; |
289 |
virtual uint ideal_reg() const { return Op_RegI; } |
|
290 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
291 |
virtual const Type *Value(PhaseTransform *phase) const; |
|
292 |
virtual int store_Opcode() const { return Op_StoreC; } |
|
293 |
virtual BasicType memory_type() const { return T_SHORT; } |
|
294 |
}; |
|
295 |
||
1 | 296 |
//------------------------------LoadINode-------------------------------------- |
297 |
// Load an integer from memory |
|
298 |
class LoadINode : public LoadNode { |
|
299 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
300 |
LoadINode(Node *c, Node *mem, Node *adr, const TypePtr* at, const TypeInt *ti, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
301 |
: LoadNode(c, mem, adr, at, ti, mo) {} |
1 | 302 |
virtual int Opcode() const; |
303 |
virtual uint ideal_reg() const { return Op_RegI; } |
|
304 |
virtual int store_Opcode() const { return Op_StoreI; } |
|
305 |
virtual BasicType memory_type() const { return T_INT; } |
|
306 |
}; |
|
307 |
||
308 |
//------------------------------LoadRangeNode---------------------------------- |
|
309 |
// Load an array length from the array |
|
310 |
class LoadRangeNode : public LoadINode { |
|
311 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
312 |
LoadRangeNode(Node *c, Node *mem, Node *adr, const TypeInt *ti = TypeInt::POS) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
313 |
: LoadINode(c, mem, adr, TypeAryPtr::RANGE, ti, MemNode::unordered) {} |
1 | 314 |
virtual int Opcode() const; |
315 |
virtual const Type *Value( PhaseTransform *phase ) const; |
|
316 |
virtual Node *Identity( PhaseTransform *phase ); |
|
1398
342890a5d031
6711100: 64bit fastdebug server vm crashes with assert(_base == Int,"Not an Int")
rasbold
parents:
961
diff
changeset
|
317 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
1 | 318 |
}; |
319 |
||
320 |
//------------------------------LoadLNode-------------------------------------- |
|
321 |
// Load a long from memory |
|
322 |
class LoadLNode : public LoadNode { |
|
323 |
virtual uint hash() const { return LoadNode::hash() + _require_atomic_access; } |
|
324 |
virtual uint cmp( const Node &n ) const { |
|
325 |
return _require_atomic_access == ((LoadLNode&)n)._require_atomic_access |
|
326 |
&& LoadNode::cmp(n); |
|
327 |
} |
|
328 |
virtual uint size_of() const { return sizeof(*this); } |
|
329 |
const bool _require_atomic_access; // is piecewise load forbidden? |
|
330 |
||
331 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
332 |
LoadLNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const TypeLong *tl, |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
333 |
MemOrd mo, bool require_atomic_access = false) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
334 |
: LoadNode(c, mem, adr, at, tl, mo), _require_atomic_access(require_atomic_access) {} |
1 | 335 |
virtual int Opcode() const; |
336 |
virtual uint ideal_reg() const { return Op_RegL; } |
|
337 |
virtual int store_Opcode() const { return Op_StoreL; } |
|
338 |
virtual BasicType memory_type() const { return T_LONG; } |
|
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
339 |
bool require_atomic_access() const { return _require_atomic_access; } |
25930 | 340 |
static LoadLNode* make_atomic(Node* ctl, Node* mem, Node* adr, const TypePtr* adr_type, |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
341 |
const Type* rt, MemOrd mo); |
1 | 342 |
#ifndef PRODUCT |
343 |
virtual void dump_spec(outputStream *st) const { |
|
344 |
LoadNode::dump_spec(st); |
|
345 |
if (_require_atomic_access) st->print(" Atomic!"); |
|
346 |
} |
|
347 |
#endif |
|
348 |
}; |
|
349 |
||
350 |
//------------------------------LoadL_unalignedNode---------------------------- |
|
351 |
// Load a long from unaligned memory |
|
352 |
class LoadL_unalignedNode : public LoadLNode { |
|
353 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
354 |
LoadL_unalignedNode(Node *c, Node *mem, Node *adr, const TypePtr* at, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
355 |
: LoadLNode(c, mem, adr, at, TypeLong::LONG, mo) {} |
1 | 356 |
virtual int Opcode() const; |
357 |
}; |
|
358 |
||
359 |
//------------------------------LoadFNode-------------------------------------- |
|
360 |
// Load a float (64 bits) from memory |
|
361 |
class LoadFNode : public LoadNode { |
|
362 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
363 |
LoadFNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const Type *t, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
364 |
: LoadNode(c, mem, adr, at, t, mo) {} |
1 | 365 |
virtual int Opcode() const; |
366 |
virtual uint ideal_reg() const { return Op_RegF; } |
|
367 |
virtual int store_Opcode() const { return Op_StoreF; } |
|
368 |
virtual BasicType memory_type() const { return T_FLOAT; } |
|
369 |
}; |
|
370 |
||
371 |
//------------------------------LoadDNode-------------------------------------- |
|
372 |
// Load a double (64 bits) from memory |
|
373 |
class LoadDNode : public LoadNode { |
|
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
374 |
virtual uint hash() const { return LoadNode::hash() + _require_atomic_access; } |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
375 |
virtual uint cmp( const Node &n ) const { |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
376 |
return _require_atomic_access == ((LoadDNode&)n)._require_atomic_access |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
377 |
&& LoadNode::cmp(n); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
378 |
} |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
379 |
virtual uint size_of() const { return sizeof(*this); } |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
380 |
const bool _require_atomic_access; // is piecewise load forbidden? |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
381 |
|
1 | 382 |
public: |
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
383 |
LoadDNode(Node *c, Node *mem, Node *adr, const TypePtr* at, const Type *t, |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
384 |
MemOrd mo, bool require_atomic_access = false) |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
385 |
: LoadNode(c, mem, adr, at, t, mo), _require_atomic_access(require_atomic_access) {} |
1 | 386 |
virtual int Opcode() const; |
387 |
virtual uint ideal_reg() const { return Op_RegD; } |
|
388 |
virtual int store_Opcode() const { return Op_StoreD; } |
|
389 |
virtual BasicType memory_type() const { return T_DOUBLE; } |
|
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
390 |
bool require_atomic_access() const { return _require_atomic_access; } |
25930 | 391 |
static LoadDNode* make_atomic(Node* ctl, Node* mem, Node* adr, const TypePtr* adr_type, |
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
392 |
const Type* rt, MemOrd mo); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
393 |
#ifndef PRODUCT |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
394 |
virtual void dump_spec(outputStream *st) const { |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
395 |
LoadNode::dump_spec(st); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
396 |
if (_require_atomic_access) st->print(" Atomic!"); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
397 |
} |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
398 |
#endif |
1 | 399 |
}; |
400 |
||
401 |
//------------------------------LoadD_unalignedNode---------------------------- |
|
402 |
// Load a double from unaligned memory |
|
403 |
class LoadD_unalignedNode : public LoadDNode { |
|
404 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
405 |
LoadD_unalignedNode(Node *c, Node *mem, Node *adr, const TypePtr* at, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
406 |
: LoadDNode(c, mem, adr, at, Type::DOUBLE, mo) {} |
1 | 407 |
virtual int Opcode() const; |
408 |
}; |
|
409 |
||
410 |
//------------------------------LoadPNode-------------------------------------- |
|
411 |
// Load a pointer from memory (either object or array) |
|
412 |
class LoadPNode : public LoadNode { |
|
413 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
414 |
LoadPNode(Node *c, Node *mem, Node *adr, const TypePtr *at, const TypePtr* t, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
415 |
: LoadNode(c, mem, adr, at, t, mo) {} |
1 | 416 |
virtual int Opcode() const; |
417 |
virtual uint ideal_reg() const { return Op_RegP; } |
|
418 |
virtual int store_Opcode() const { return Op_StoreP; } |
|
419 |
virtual BasicType memory_type() const { return T_ADDRESS; } |
|
420 |
}; |
|
421 |
||
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
422 |
|
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
423 |
//------------------------------LoadNNode-------------------------------------- |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
424 |
// Load a narrow oop from memory (either object or array) |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
425 |
class LoadNNode : public LoadNode { |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
426 |
public: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
427 |
LoadNNode(Node *c, Node *mem, Node *adr, const TypePtr *at, const Type* t, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
428 |
: LoadNode(c, mem, adr, at, t, mo) {} |
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
429 |
virtual int Opcode() const; |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
430 |
virtual uint ideal_reg() const { return Op_RegN; } |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
431 |
virtual int store_Opcode() const { return Op_StoreN; } |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
432 |
virtual BasicType memory_type() const { return T_NARROWOOP; } |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
433 |
}; |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
434 |
|
1 | 435 |
//------------------------------LoadKlassNode---------------------------------- |
436 |
// Load a Klass from an object |
|
437 |
class LoadKlassNode : public LoadPNode { |
|
27637
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
438 |
protected: |
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
439 |
// In most cases, LoadKlassNode does not have the control input set. If the control |
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
440 |
// input is set, it must not be removed (by LoadNode::Ideal()). |
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
441 |
virtual bool can_remove_control() const; |
1 | 442 |
public: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
443 |
LoadKlassNode(Node *c, Node *mem, Node *adr, const TypePtr *at, const TypeKlassPtr *tk, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
444 |
: LoadPNode(c, mem, adr, at, tk, mo) {} |
1 | 445 |
virtual int Opcode() const; |
446 |
virtual const Type *Value( PhaseTransform *phase ) const; |
|
447 |
virtual Node *Identity( PhaseTransform *phase ); |
|
448 |
virtual bool depends_only_on_test() const { return true; } |
|
590
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
449 |
|
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
450 |
// Polymorphic factory method: |
27637
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
451 |
static Node* make(PhaseGVN& gvn, Node* ctl, Node* mem, Node* adr, const TypePtr* at, |
cf68c0af6882
8057622: java/util/stream/test/org/openjdk/tests/java/util/stream/InfiniteStreamWithLimitOpTest: SEGV inside compiled code (sparc)
zmajo
parents:
25930
diff
changeset
|
452 |
const TypeKlassPtr* tk = TypeKlassPtr::OBJECT); |
1 | 453 |
}; |
454 |
||
590
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
455 |
//------------------------------LoadNKlassNode--------------------------------- |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
456 |
// Load a narrow Klass from an object. |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
457 |
class LoadNKlassNode : public LoadNNode { |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
458 |
public: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
459 |
LoadNKlassNode(Node *c, Node *mem, Node *adr, const TypePtr *at, const TypeNarrowKlass *tk, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
460 |
: LoadNNode(c, mem, adr, at, tk, mo) {} |
590
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
461 |
virtual int Opcode() const; |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
462 |
virtual uint ideal_reg() const { return Op_RegN; } |
13969
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
463 |
virtual int store_Opcode() const { return Op_StoreNKlass; } |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
464 |
virtual BasicType memory_type() const { return T_NARROWKLASS; } |
590
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
465 |
|
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
466 |
virtual const Type *Value( PhaseTransform *phase ) const; |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
467 |
virtual Node *Identity( PhaseTransform *phase ); |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
468 |
virtual bool depends_only_on_test() const { return true; } |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
469 |
}; |
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
470 |
|
2954744d7bba
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
589
diff
changeset
|
471 |
|
1 | 472 |
//------------------------------StoreNode-------------------------------------- |
473 |
// Store value; requires Store, Address and Value |
|
474 |
class StoreNode : public MemNode { |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
475 |
private: |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
476 |
// On platforms with weak memory ordering (e.g., PPC, Ia64) we distinguish |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
477 |
// stores that can be reordered, and such requiring release semantics to |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
478 |
// adhere to the Java specification. The required behaviour is stored in |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
479 |
// this field. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
480 |
const MemOrd _mo; |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
481 |
// Needed for proper cloning. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
482 |
virtual uint size_of() const { return sizeof(*this); } |
1 | 483 |
protected: |
484 |
virtual uint cmp( const Node &n ) const; |
|
485 |
virtual bool depends_only_on_test() const { return false; } |
|
486 |
||
487 |
Node *Ideal_masked_input (PhaseGVN *phase, uint mask); |
|
488 |
Node *Ideal_sign_extended_input(PhaseGVN *phase, int num_bits); |
|
489 |
||
490 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
491 |
// We must ensure that stores of object references will be visible |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
492 |
// only after the object's initialization. So the callers of this |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
493 |
// procedure must indicate that the store requires `release' |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
494 |
// semantics, if the stored value is an object reference that might |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
495 |
// point to a new object and may become externally visible. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
496 |
StoreNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
497 |
: MemNode(c, mem, adr, at, val), _mo(mo) { |
1 | 498 |
init_class_id(Class_Store); |
499 |
} |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
500 |
StoreNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, Node *oop_store, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
501 |
: MemNode(c, mem, adr, at, val, oop_store), _mo(mo) { |
1 | 502 |
init_class_id(Class_Store); |
503 |
} |
|
504 |
||
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
505 |
inline bool is_unordered() const { return !is_release(); } |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
506 |
inline bool is_release() const { |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
507 |
assert((_mo == unordered || _mo == release), "unexpected"); |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
508 |
return _mo == release; |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
509 |
} |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
510 |
|
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
511 |
// Conservatively release stores of object references in order to |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
512 |
// ensure visibility of object initialization. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
513 |
static inline MemOrd release_if_reference(const BasicType t) { |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
514 |
const MemOrd mo = (t == T_ARRAY || |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
515 |
t == T_ADDRESS || // Might be the address of an object reference (`boxing'). |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
516 |
t == T_OBJECT) ? release : unordered; |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
517 |
return mo; |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
518 |
} |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
519 |
|
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
520 |
// Polymorphic factory method |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
521 |
// |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
522 |
// We must ensure that stores of object references will be visible |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
523 |
// only after the object's initialization. So the callers of this |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
524 |
// procedure must indicate that the store requires `release' |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
525 |
// semantics, if the stored value is an object reference that might |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
526 |
// point to a new object and may become externally visible. |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
527 |
static StoreNode* make(PhaseGVN& gvn, Node *c, Node *mem, Node *adr, |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
528 |
const TypePtr* at, Node *val, BasicType bt, MemOrd mo); |
1 | 529 |
|
530 |
virtual uint hash() const; // Check the type |
|
531 |
||
532 |
// If the store is to Field memory and the pointer is non-null, we can |
|
533 |
// zero out the control input. |
|
534 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
535 |
||
536 |
// Compute a new Type for this node. Basically we just do the pre-check, |
|
537 |
// then call the virtual add() to set the type. |
|
538 |
virtual const Type *Value( PhaseTransform *phase ) const; |
|
539 |
||
540 |
// Check for identity function on memory (Load then Store at same address) |
|
541 |
virtual Node *Identity( PhaseTransform *phase ); |
|
542 |
||
543 |
// Do not match memory edge |
|
544 |
virtual uint match_edge(uint idx) const; |
|
545 |
||
546 |
virtual const Type *bottom_type() const; // returns Type::MEMORY |
|
547 |
||
548 |
// Map a store opcode to its corresponding own opcode, trivially. |
|
549 |
virtual int store_Opcode() const { return Opcode(); } |
|
550 |
||
551 |
// have all possible loads of the value stored been optimized away? |
|
552 |
bool value_never_loaded(PhaseTransform *phase) const; |
|
553 |
}; |
|
554 |
||
555 |
//------------------------------StoreBNode------------------------------------- |
|
556 |
// Store byte to memory |
|
557 |
class StoreBNode : public StoreNode { |
|
558 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
559 |
StoreBNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
560 |
: StoreNode(c, mem, adr, at, val, mo) {} |
1 | 561 |
virtual int Opcode() const; |
562 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
563 |
virtual BasicType memory_type() const { return T_BYTE; } |
|
564 |
}; |
|
565 |
||
566 |
//------------------------------StoreCNode------------------------------------- |
|
567 |
// Store char/short to memory |
|
568 |
class StoreCNode : public StoreNode { |
|
569 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
570 |
StoreCNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
571 |
: StoreNode(c, mem, adr, at, val, mo) {} |
1 | 572 |
virtual int Opcode() const; |
573 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
574 |
virtual BasicType memory_type() const { return T_CHAR; } |
|
575 |
}; |
|
576 |
||
577 |
//------------------------------StoreINode------------------------------------- |
|
578 |
// Store int to memory |
|
579 |
class StoreINode : public StoreNode { |
|
580 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
581 |
StoreINode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
582 |
: StoreNode(c, mem, adr, at, val, mo) {} |
1 | 583 |
virtual int Opcode() const; |
584 |
virtual BasicType memory_type() const { return T_INT; } |
|
585 |
}; |
|
586 |
||
587 |
//------------------------------StoreLNode------------------------------------- |
|
588 |
// Store long to memory |
|
589 |
class StoreLNode : public StoreNode { |
|
590 |
virtual uint hash() const { return StoreNode::hash() + _require_atomic_access; } |
|
591 |
virtual uint cmp( const Node &n ) const { |
|
592 |
return _require_atomic_access == ((StoreLNode&)n)._require_atomic_access |
|
593 |
&& StoreNode::cmp(n); |
|
594 |
} |
|
595 |
virtual uint size_of() const { return sizeof(*this); } |
|
596 |
const bool _require_atomic_access; // is piecewise store forbidden? |
|
597 |
||
598 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
599 |
StoreLNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo, bool require_atomic_access = false) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
600 |
: StoreNode(c, mem, adr, at, val, mo), _require_atomic_access(require_atomic_access) {} |
1 | 601 |
virtual int Opcode() const; |
602 |
virtual BasicType memory_type() const { return T_LONG; } |
|
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
603 |
bool require_atomic_access() const { return _require_atomic_access; } |
25930 | 604 |
static StoreLNode* make_atomic(Node* ctl, Node* mem, Node* adr, const TypePtr* adr_type, Node* val, MemOrd mo); |
1 | 605 |
#ifndef PRODUCT |
606 |
virtual void dump_spec(outputStream *st) const { |
|
607 |
StoreNode::dump_spec(st); |
|
608 |
if (_require_atomic_access) st->print(" Atomic!"); |
|
609 |
} |
|
610 |
#endif |
|
611 |
}; |
|
612 |
||
613 |
//------------------------------StoreFNode------------------------------------- |
|
614 |
// Store float to memory |
|
615 |
class StoreFNode : public StoreNode { |
|
616 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
617 |
StoreFNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
618 |
: StoreNode(c, mem, adr, at, val, mo) {} |
1 | 619 |
virtual int Opcode() const; |
620 |
virtual BasicType memory_type() const { return T_FLOAT; } |
|
621 |
}; |
|
622 |
||
623 |
//------------------------------StoreDNode------------------------------------- |
|
624 |
// Store double to memory |
|
625 |
class StoreDNode : public StoreNode { |
|
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
626 |
virtual uint hash() const { return StoreNode::hash() + _require_atomic_access; } |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
627 |
virtual uint cmp( const Node &n ) const { |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
628 |
return _require_atomic_access == ((StoreDNode&)n)._require_atomic_access |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
629 |
&& StoreNode::cmp(n); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
630 |
} |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
631 |
virtual uint size_of() const { return sizeof(*this); } |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
632 |
const bool _require_atomic_access; // is piecewise store forbidden? |
1 | 633 |
public: |
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
634 |
StoreDNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
635 |
MemOrd mo, bool require_atomic_access = false) |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
636 |
: StoreNode(c, mem, adr, at, val, mo), _require_atomic_access(require_atomic_access) {} |
1 | 637 |
virtual int Opcode() const; |
638 |
virtual BasicType memory_type() const { return T_DOUBLE; } |
|
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
639 |
bool require_atomic_access() const { return _require_atomic_access; } |
25930 | 640 |
static StoreDNode* make_atomic(Node* ctl, Node* mem, Node* adr, const TypePtr* adr_type, Node* val, MemOrd mo); |
24345
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
641 |
#ifndef PRODUCT |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
642 |
virtual void dump_spec(outputStream *st) const { |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
643 |
StoreNode::dump_spec(st); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
644 |
if (_require_atomic_access) st->print(" Atomic!"); |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
645 |
} |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
646 |
#endif |
616bc709c0e4
8036851: volatile double accesses are not explicitly atomic in C2
anoll
parents:
23528
diff
changeset
|
647 |
|
1 | 648 |
}; |
649 |
||
650 |
//------------------------------StorePNode------------------------------------- |
|
651 |
// Store pointer to memory |
|
652 |
class StorePNode : public StoreNode { |
|
653 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
654 |
StorePNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
655 |
: StoreNode(c, mem, adr, at, val, mo) {} |
1 | 656 |
virtual int Opcode() const; |
657 |
virtual BasicType memory_type() const { return T_ADDRESS; } |
|
658 |
}; |
|
659 |
||
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
660 |
//------------------------------StoreNNode------------------------------------- |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
661 |
// Store narrow oop to memory |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
662 |
class StoreNNode : public StoreNode { |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
663 |
public: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
664 |
StoreNNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
665 |
: StoreNode(c, mem, adr, at, val, mo) {} |
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
666 |
virtual int Opcode() const; |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
667 |
virtual BasicType memory_type() const { return T_NARROWOOP; } |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
668 |
}; |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
669 |
|
13969
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
670 |
//------------------------------StoreNKlassNode-------------------------------------- |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
671 |
// Store narrow klass to memory |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
672 |
class StoreNKlassNode : public StoreNNode { |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
673 |
public: |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
674 |
StoreNKlassNode(Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
675 |
: StoreNNode(c, mem, adr, at, val, mo) {} |
13969
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
676 |
virtual int Opcode() const; |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
677 |
virtual BasicType memory_type() const { return T_NARROWKLASS; } |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
678 |
}; |
d2a189b83b87
7054512: Compress class pointers after perm gen removal
roland
parents:
13886
diff
changeset
|
679 |
|
1 | 680 |
//------------------------------StoreCMNode----------------------------------- |
681 |
// Store card-mark byte to memory for CM |
|
682 |
// The last StoreCM before a SafePoint must be preserved and occur after its "oop" store |
|
683 |
// Preceeding equivalent StoreCMs may be eliminated. |
|
684 |
class StoreCMNode : public StoreNode { |
|
3904
007a45522a7f
6877254: Server vm crashes with no branches off of store slice" when run with CMS and UseSuperWord(default)
cfang
parents:
2348
diff
changeset
|
685 |
private: |
4746
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
686 |
virtual uint hash() const { return StoreNode::hash() + _oop_alias_idx; } |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
687 |
virtual uint cmp( const Node &n ) const { |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
688 |
return _oop_alias_idx == ((StoreCMNode&)n)._oop_alias_idx |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
689 |
&& StoreNode::cmp(n); |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
690 |
} |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
691 |
virtual uint size_of() const { return sizeof(*this); } |
3904
007a45522a7f
6877254: Server vm crashes with no branches off of store slice" when run with CMS and UseSuperWord(default)
cfang
parents:
2348
diff
changeset
|
692 |
int _oop_alias_idx; // The alias_idx of OopStore |
4746
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
693 |
|
1 | 694 |
public: |
4746
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
695 |
StoreCMNode( Node *c, Node *mem, Node *adr, const TypePtr* at, Node *val, Node *oop_store, int oop_alias_idx ) : |
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
696 |
StoreNode(c, mem, adr, at, val, oop_store, MemNode::release), |
4746
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
697 |
_oop_alias_idx(oop_alias_idx) { |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
698 |
assert(_oop_alias_idx >= Compile::AliasIdxRaw || |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
699 |
_oop_alias_idx == Compile::AliasIdxBot && Compile::current()->AliasLevel() == 0, |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
700 |
"bad oop alias idx"); |
c1d5f1b38289
6920346: G1: "must avoid base_memory and AliasIdxTop"
never
parents:
4470
diff
changeset
|
701 |
} |
1 | 702 |
virtual int Opcode() const; |
703 |
virtual Node *Identity( PhaseTransform *phase ); |
|
3904
007a45522a7f
6877254: Server vm crashes with no branches off of store slice" when run with CMS and UseSuperWord(default)
cfang
parents:
2348
diff
changeset
|
704 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
1 | 705 |
virtual const Type *Value( PhaseTransform *phase ) const; |
706 |
virtual BasicType memory_type() const { return T_VOID; } // unspecific |
|
3904
007a45522a7f
6877254: Server vm crashes with no branches off of store slice" when run with CMS and UseSuperWord(default)
cfang
parents:
2348
diff
changeset
|
707 |
int oop_alias_idx() const { return _oop_alias_idx; } |
1 | 708 |
}; |
709 |
||
710 |
//------------------------------LoadPLockedNode--------------------------------- |
|
711 |
// Load-locked a pointer from memory (either object or array). |
|
712 |
// On Sparc & Intel this is implemented as a normal pointer load. |
|
713 |
// On PowerPC and friends it's a real load-locked. |
|
714 |
class LoadPLockedNode : public LoadPNode { |
|
715 |
public: |
|
22845
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
716 |
LoadPLockedNode(Node *c, Node *mem, Node *adr, MemOrd mo) |
d8812d0ff387
8024921: PPC64 (part 113): Extend Load and Store nodes to know about memory ordering
goetz
parents:
17383
diff
changeset
|
717 |
: LoadPNode(c, mem, adr, TypeRawPtr::BOTTOM, TypeRawPtr::BOTTOM, mo) {} |
1 | 718 |
virtual int Opcode() const; |
719 |
virtual int store_Opcode() const { return Op_StorePConditional; } |
|
720 |
virtual bool depends_only_on_test() const { return true; } |
|
721 |
}; |
|
722 |
||
723 |
//------------------------------SCMemProjNode--------------------------------------- |
|
724 |
// This class defines a projection of the memory state of a store conditional node. |
|
725 |
// These nodes return a value, but also update memory. |
|
726 |
class SCMemProjNode : public ProjNode { |
|
727 |
public: |
|
728 |
enum {SCMEMPROJCON = (uint)-2}; |
|
729 |
SCMemProjNode( Node *src) : ProjNode( src, SCMEMPROJCON) { } |
|
730 |
virtual int Opcode() const; |
|
731 |
virtual bool is_CFG() const { return false; } |
|
732 |
virtual const Type *bottom_type() const {return Type::MEMORY;} |
|
27697
ae60f551e5c8
8062258: compiler/debug/TraceIterativeGVN.java segfaults in trace_PhaseIterGVN
vlivanov
parents:
27637
diff
changeset
|
733 |
virtual const TypePtr *adr_type() const { |
ae60f551e5c8
8062258: compiler/debug/TraceIterativeGVN.java segfaults in trace_PhaseIterGVN
vlivanov
parents:
27637
diff
changeset
|
734 |
Node* ctrl = in(0); |
ae60f551e5c8
8062258: compiler/debug/TraceIterativeGVN.java segfaults in trace_PhaseIterGVN
vlivanov
parents:
27637
diff
changeset
|
735 |
if (ctrl == NULL) return NULL; // node is dead |
ae60f551e5c8
8062258: compiler/debug/TraceIterativeGVN.java segfaults in trace_PhaseIterGVN
vlivanov
parents:
27637
diff
changeset
|
736 |
return ctrl->in(MemNode::Memory)->adr_type(); |
ae60f551e5c8
8062258: compiler/debug/TraceIterativeGVN.java segfaults in trace_PhaseIterGVN
vlivanov
parents:
27637
diff
changeset
|
737 |
} |
1 | 738 |
virtual uint ideal_reg() const { return 0;} // memory projections don't have a register |
739 |
virtual const Type *Value( PhaseTransform *phase ) const; |
|
740 |
#ifndef PRODUCT |
|
741 |
virtual void dump_spec(outputStream *st) const {}; |
|
742 |
#endif |
|
743 |
}; |
|
744 |
||
745 |
//------------------------------LoadStoreNode--------------------------- |
|
961
7fb3b13d4205
6726999: nsk/stress/jck12a/jck12a010 assert(n != null,"Bad immediate dominator info.")
kvn
parents:
670
diff
changeset
|
746 |
// Note: is_Mem() method returns 'true' for this class. |
1 | 747 |
class LoadStoreNode : public Node { |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
748 |
private: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
749 |
const Type* const _type; // What kind of value is loaded? |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
750 |
const TypePtr* _adr_type; // What kind of memory is being addressed? |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
751 |
virtual uint size_of() const; // Size is bigger |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
752 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
753 |
LoadStoreNode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at, const Type* rt, uint required ); |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
754 |
virtual bool depends_only_on_test() const { return false; } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
755 |
virtual uint match_edge(uint idx) const { return idx == MemNode::Address || idx == MemNode::ValueIn; } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
756 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
757 |
virtual const Type *bottom_type() const { return _type; } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
758 |
virtual uint ideal_reg() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
759 |
virtual const class TypePtr *adr_type() const { return _adr_type; } // returns bottom_type of address |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
760 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
761 |
bool result_not_used() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
762 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
763 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
764 |
class LoadStoreConditionalNode : public LoadStoreNode { |
1 | 765 |
public: |
766 |
enum { |
|
767 |
ExpectedIn = MemNode::ValueIn+1 // One more input than MemNode |
|
768 |
}; |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
769 |
LoadStoreConditionalNode(Node *c, Node *mem, Node *adr, Node *val, Node *ex); |
1 | 770 |
}; |
771 |
||
772 |
//------------------------------StorePConditionalNode--------------------------- |
|
773 |
// Conditionally store pointer to memory, if no change since prior |
|
774 |
// load-locked. Sets flags for success or failure of the store. |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
775 |
class StorePConditionalNode : public LoadStoreConditionalNode { |
1 | 776 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
777 |
StorePConditionalNode( Node *c, Node *mem, Node *adr, Node *val, Node *ll ) : LoadStoreConditionalNode(c, mem, adr, val, ll) { } |
1 | 778 |
virtual int Opcode() const; |
779 |
// Produces flags |
|
780 |
virtual uint ideal_reg() const { return Op_RegFlags; } |
|
781 |
}; |
|
782 |
||
1500
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
783 |
//------------------------------StoreIConditionalNode--------------------------- |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
784 |
// Conditionally store int to memory, if no change since prior |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
785 |
// load-locked. Sets flags for success or failure of the store. |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
786 |
class StoreIConditionalNode : public LoadStoreConditionalNode { |
1500
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
787 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
788 |
StoreIConditionalNode( Node *c, Node *mem, Node *adr, Node *val, Node *ii ) : LoadStoreConditionalNode(c, mem, adr, val, ii) { } |
1500
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
789 |
virtual int Opcode() const; |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
790 |
// Produces flags |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
791 |
virtual uint ideal_reg() const { return Op_RegFlags; } |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
792 |
}; |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
793 |
|
1 | 794 |
//------------------------------StoreLConditionalNode--------------------------- |
795 |
// Conditionally store long to memory, if no change since prior |
|
796 |
// load-locked. Sets flags for success or failure of the store. |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
797 |
class StoreLConditionalNode : public LoadStoreConditionalNode { |
1 | 798 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
799 |
StoreLConditionalNode( Node *c, Node *mem, Node *adr, Node *val, Node *ll ) : LoadStoreConditionalNode(c, mem, adr, val, ll) { } |
1 | 800 |
virtual int Opcode() const; |
1500
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
801 |
// Produces flags |
bea9a90f3e8f
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
1398
diff
changeset
|
802 |
virtual uint ideal_reg() const { return Op_RegFlags; } |
1 | 803 |
}; |
804 |
||
805 |
||
806 |
//------------------------------CompareAndSwapLNode--------------------------- |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
807 |
class CompareAndSwapLNode : public LoadStoreConditionalNode { |
1 | 808 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
809 |
CompareAndSwapLNode( Node *c, Node *mem, Node *adr, Node *val, Node *ex) : LoadStoreConditionalNode(c, mem, adr, val, ex) { } |
1 | 810 |
virtual int Opcode() const; |
811 |
}; |
|
812 |
||
813 |
||
814 |
//------------------------------CompareAndSwapINode--------------------------- |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
815 |
class CompareAndSwapINode : public LoadStoreConditionalNode { |
1 | 816 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
817 |
CompareAndSwapINode( Node *c, Node *mem, Node *adr, Node *val, Node *ex) : LoadStoreConditionalNode(c, mem, adr, val, ex) { } |
1 | 818 |
virtual int Opcode() const; |
819 |
}; |
|
820 |
||
821 |
||
822 |
//------------------------------CompareAndSwapPNode--------------------------- |
|
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
823 |
class CompareAndSwapPNode : public LoadStoreConditionalNode { |
1 | 824 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
825 |
CompareAndSwapPNode( Node *c, Node *mem, Node *adr, Node *val, Node *ex) : LoadStoreConditionalNode(c, mem, adr, val, ex) { } |
1 | 826 |
virtual int Opcode() const; |
827 |
}; |
|
828 |
||
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
829 |
//------------------------------CompareAndSwapNNode--------------------------- |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
830 |
class CompareAndSwapNNode : public LoadStoreConditionalNode { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
831 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
832 |
CompareAndSwapNNode( Node *c, Node *mem, Node *adr, Node *val, Node *ex) : LoadStoreConditionalNode(c, mem, adr, val, ex) { } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
833 |
virtual int Opcode() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
834 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
835 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
836 |
//------------------------------GetAndAddINode--------------------------- |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
837 |
class GetAndAddINode : public LoadStoreNode { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
838 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
839 |
GetAndAddINode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at ) : LoadStoreNode(c, mem, adr, val, at, TypeInt::INT, 4) { } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
840 |
virtual int Opcode() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
841 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
842 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
843 |
//------------------------------GetAndAddLNode--------------------------- |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
844 |
class GetAndAddLNode : public LoadStoreNode { |
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
845 |
public: |
13886
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
846 |
GetAndAddLNode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at ) : LoadStoreNode(c, mem, adr, val, at, TypeLong::LONG, 4) { } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
847 |
virtual int Opcode() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
848 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
849 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
850 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
851 |
//------------------------------GetAndSetINode--------------------------- |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
852 |
class GetAndSetINode : public LoadStoreNode { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
853 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
854 |
GetAndSetINode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at ) : LoadStoreNode(c, mem, adr, val, at, TypeInt::INT, 4) { } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
855 |
virtual int Opcode() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
856 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
857 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
858 |
//------------------------------GetAndSetINode--------------------------- |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
859 |
class GetAndSetLNode : public LoadStoreNode { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
860 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
861 |
GetAndSetLNode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at ) : LoadStoreNode(c, mem, adr, val, at, TypeLong::LONG, 4) { } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
862 |
virtual int Opcode() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
863 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
864 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
865 |
//------------------------------GetAndSetPNode--------------------------- |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
866 |
class GetAndSetPNode : public LoadStoreNode { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
867 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
868 |
GetAndSetPNode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at, const Type* t ) : LoadStoreNode(c, mem, adr, val, at, t, 4) { } |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
869 |
virtual int Opcode() const; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
870 |
}; |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
871 |
|
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
872 |
//------------------------------GetAndSetNNode--------------------------- |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
873 |
class GetAndSetNNode : public LoadStoreNode { |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
874 |
public: |
8d82c4dfa722
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
12957
diff
changeset
|
875 |
GetAndSetNNode( Node *c, Node *mem, Node *adr, Node *val, const TypePtr* at, const Type* t ) : LoadStoreNode(c, mem, adr, val, at, t, 4) { } |
360
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
876 |
virtual int Opcode() const; |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
877 |
}; |
21d113ecbf6a
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
247
diff
changeset
|
878 |
|
1 | 879 |
//------------------------------ClearArray------------------------------------- |
880 |
class ClearArrayNode: public Node { |
|
881 |
public: |
|
4470
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
882 |
ClearArrayNode( Node *ctrl, Node *arymem, Node *word_cnt, Node *base ) |
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
883 |
: Node(ctrl,arymem,word_cnt,base) { |
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
884 |
init_class_id(Class_ClearArray); |
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
885 |
} |
1 | 886 |
virtual int Opcode() const; |
887 |
virtual const Type *bottom_type() const { return Type::MEMORY; } |
|
888 |
// ClearArray modifies array elements, and so affects only the |
|
889 |
// array memory addressed by the bottom_type of its base address. |
|
890 |
virtual const class TypePtr *adr_type() const; |
|
891 |
virtual Node *Identity( PhaseTransform *phase ); |
|
892 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
893 |
virtual uint match_edge(uint idx) const; |
|
894 |
||
895 |
// Clear the given area of an object or array. |
|
896 |
// The start offset must always be aligned mod BytesPerInt. |
|
897 |
// The end offset must always be aligned mod BytesPerLong. |
|
898 |
// Return the new memory. |
|
899 |
static Node* clear_memory(Node* control, Node* mem, Node* dest, |
|
900 |
intptr_t start_offset, |
|
901 |
intptr_t end_offset, |
|
902 |
PhaseGVN* phase); |
|
903 |
static Node* clear_memory(Node* control, Node* mem, Node* dest, |
|
904 |
intptr_t start_offset, |
|
905 |
Node* end_offset, |
|
906 |
PhaseGVN* phase); |
|
907 |
static Node* clear_memory(Node* control, Node* mem, Node* dest, |
|
908 |
Node* start_offset, |
|
909 |
Node* end_offset, |
|
910 |
PhaseGVN* phase); |
|
4470
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
911 |
// Return allocation input memory edge if it is different instance |
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
912 |
// or itself if it is the one we are looking for. |
1e6edcab3109
6895383: JCK test throws NPE for method compiled with Escape Analysis
kvn
parents:
3905
diff
changeset
|
913 |
static bool step_through(Node** np, uint instance_id, PhaseTransform* phase); |
1 | 914 |
}; |
915 |
||
916 |
//------------------------------MemBar----------------------------------------- |
|
917 |
// There are different flavors of Memory Barriers to match the Java Memory |
|
918 |
// Model. Monitor-enter and volatile-load act as Aquires: no following ref |
|
919 |
// can be moved to before them. We insert a MemBar-Acquire after a FastLock or |
|
920 |
// volatile-load. Monitor-exit and volatile-store act as Release: no |
|
2131 | 921 |
// preceding ref can be moved to after them. We insert a MemBar-Release |
1 | 922 |
// before a FastUnlock or volatile-store. All volatiles need to be |
923 |
// serialized, so we follow all volatile-stores with a MemBar-Volatile to |
|
2131 | 924 |
// separate it from any following volatile-load. |
1 | 925 |
class MemBarNode: public MultiNode { |
926 |
virtual uint hash() const ; // { return NO_HASH; } |
|
927 |
virtual uint cmp( const Node &n ) const ; // Always fail, except on self |
|
928 |
||
929 |
virtual uint size_of() const { return sizeof(*this); } |
|
930 |
// Memory type this node is serializing. Usually either rawptr or bottom. |
|
931 |
const TypePtr* _adr_type; |
|
932 |
||
933 |
public: |
|
934 |
enum { |
|
935 |
Precedent = TypeFunc::Parms // optional edge to force precedence |
|
936 |
}; |
|
937 |
MemBarNode(Compile* C, int alias_idx, Node* precedent); |
|
938 |
virtual int Opcode() const = 0; |
|
939 |
virtual const class TypePtr *adr_type() const { return _adr_type; } |
|
940 |
virtual const Type *Value( PhaseTransform *phase ) const; |
|
941 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
942 |
virtual uint match_edge(uint idx) const { return 0; } |
|
943 |
virtual const Type *bottom_type() const { return TypeTuple::MEMBAR; } |
|
944 |
virtual Node *match( const ProjNode *proj, const Matcher *m ); |
|
945 |
// Factory method. Builds a wide or narrow membar. |
|
946 |
// Optional 'precedent' becomes an extra edge if not null. |
|
947 |
static MemBarNode* make(Compile* C, int opcode, |
|
948 |
int alias_idx = Compile::AliasIdxBot, |
|
949 |
Node* precedent = NULL); |
|
950 |
}; |
|
951 |
||
952 |
// "Acquire" - no following ref can move before (but earlier refs can |
|
953 |
// follow, like an early Load stalled in cache). Requires multi-cpu |
|
10262
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
954 |
// visibility. Inserted after a volatile load. |
1 | 955 |
class MemBarAcquireNode: public MemBarNode { |
956 |
public: |
|
957 |
MemBarAcquireNode(Compile* C, int alias_idx, Node* precedent) |
|
958 |
: MemBarNode(C, alias_idx, precedent) {} |
|
959 |
virtual int Opcode() const; |
|
960 |
}; |
|
961 |
||
22855
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
962 |
// "Acquire" - no following ref can move before (but earlier refs can |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
963 |
// follow, like an early Load stalled in cache). Requires multi-cpu |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
964 |
// visibility. Inserted independ of any load, as required |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
965 |
// for intrinsic sun.misc.Unsafe.loadFence(). |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
966 |
class LoadFenceNode: public MemBarNode { |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
967 |
public: |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
968 |
LoadFenceNode(Compile* C, int alias_idx, Node* precedent) |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
969 |
: MemBarNode(C, alias_idx, precedent) {} |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
970 |
virtual int Opcode() const; |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
971 |
}; |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
972 |
|
1 | 973 |
// "Release" - no earlier ref can move after (but later refs can move |
974 |
// up, like a speculative pipelined cache-hitting Load). Requires |
|
10262
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
975 |
// multi-cpu visibility. Inserted before a volatile store. |
1 | 976 |
class MemBarReleaseNode: public MemBarNode { |
977 |
public: |
|
978 |
MemBarReleaseNode(Compile* C, int alias_idx, Node* precedent) |
|
979 |
: MemBarNode(C, alias_idx, precedent) {} |
|
980 |
virtual int Opcode() const; |
|
981 |
}; |
|
982 |
||
22855
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
983 |
// "Release" - no earlier ref can move after (but later refs can move |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
984 |
// up, like a speculative pipelined cache-hitting Load). Requires |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
985 |
// multi-cpu visibility. Inserted independent of any store, as required |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
986 |
// for intrinsic sun.misc.Unsafe.storeFence(). |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
987 |
class StoreFenceNode: public MemBarNode { |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
988 |
public: |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
989 |
StoreFenceNode(Compile* C, int alias_idx, Node* precedent) |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
990 |
: MemBarNode(C, alias_idx, precedent) {} |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
991 |
virtual int Opcode() const; |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
992 |
}; |
d637fd28a6c3
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
22851
diff
changeset
|
993 |
|
10262
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
994 |
// "Acquire" - no following ref can move before (but earlier refs can |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
995 |
// follow, like an early Load stalled in cache). Requires multi-cpu |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
996 |
// visibility. Inserted after a FastLock. |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
997 |
class MemBarAcquireLockNode: public MemBarNode { |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
998 |
public: |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
999 |
MemBarAcquireLockNode(Compile* C, int alias_idx, Node* precedent) |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1000 |
: MemBarNode(C, alias_idx, precedent) {} |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1001 |
virtual int Opcode() const; |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1002 |
}; |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1003 |
|
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1004 |
// "Release" - no earlier ref can move after (but later refs can move |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1005 |
// up, like a speculative pipelined cache-hitting Load). Requires |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1006 |
// multi-cpu visibility. Inserted before a FastUnLock. |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1007 |
class MemBarReleaseLockNode: public MemBarNode { |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1008 |
public: |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1009 |
MemBarReleaseLockNode(Compile* C, int alias_idx, Node* precedent) |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1010 |
: MemBarNode(C, alias_idx, precedent) {} |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1011 |
virtual int Opcode() const; |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1012 |
}; |
c5f62d314bee
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
8921
diff
changeset
|
1013 |
|
11431
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1014 |
class MemBarStoreStoreNode: public MemBarNode { |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1015 |
public: |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1016 |
MemBarStoreStoreNode(Compile* C, int alias_idx, Node* precedent) |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1017 |
: MemBarNode(C, alias_idx, precedent) { |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1018 |
init_class_id(Class_MemBarStoreStore); |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1019 |
} |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1020 |
virtual int Opcode() const; |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1021 |
}; |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1022 |
|
1 | 1023 |
// Ordering between a volatile store and a following volatile load. |
1024 |
// Requires multi-CPU visibility? |
|
1025 |
class MemBarVolatileNode: public MemBarNode { |
|
1026 |
public: |
|
1027 |
MemBarVolatileNode(Compile* C, int alias_idx, Node* precedent) |
|
1028 |
: MemBarNode(C, alias_idx, precedent) {} |
|
1029 |
virtual int Opcode() const; |
|
1030 |
}; |
|
1031 |
||
1032 |
// Ordering within the same CPU. Used to order unsafe memory references |
|
1033 |
// inside the compiler when we lack alias info. Not needed "outside" the |
|
1034 |
// compiler because the CPU does all the ordering for us. |
|
1035 |
class MemBarCPUOrderNode: public MemBarNode { |
|
1036 |
public: |
|
1037 |
MemBarCPUOrderNode(Compile* C, int alias_idx, Node* precedent) |
|
1038 |
: MemBarNode(C, alias_idx, precedent) {} |
|
1039 |
virtual int Opcode() const; |
|
1040 |
virtual uint ideal_reg() const { return 0; } // not matched in the AD file |
|
1041 |
}; |
|
1042 |
||
1043 |
// Isolation of object setup after an AllocateNode and before next safepoint. |
|
1044 |
// (See comment in memnode.cpp near InitializeNode::InitializeNode for semantics.) |
|
1045 |
class InitializeNode: public MemBarNode { |
|
1046 |
friend class AllocateNode; |
|
1047 |
||
10566
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1048 |
enum { |
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1049 |
Incomplete = 0, |
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1050 |
Complete = 1, |
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1051 |
WithArraycopy = 2 |
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1052 |
}; |
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1053 |
int _is_complete; |
1 | 1054 |
|
11431
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1055 |
bool _does_not_escape; |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1056 |
|
1 | 1057 |
public: |
1058 |
enum { |
|
1059 |
Control = TypeFunc::Control, |
|
1060 |
Memory = TypeFunc::Memory, // MergeMem for states affected by this op |
|
1061 |
RawAddress = TypeFunc::Parms+0, // the newly-allocated raw address |
|
1062 |
RawStores = TypeFunc::Parms+1 // zero or more stores (or TOP) |
|
1063 |
}; |
|
1064 |
||
1065 |
InitializeNode(Compile* C, int adr_type, Node* rawoop); |
|
1066 |
virtual int Opcode() const; |
|
1067 |
virtual uint size_of() const { return sizeof(*this); } |
|
1068 |
virtual uint ideal_reg() const { return 0; } // not matched in the AD file |
|
1069 |
virtual const RegMask &in_RegMask(uint) const; // mask for RawAddress |
|
1070 |
||
1071 |
// Manage incoming memory edges via a MergeMem on in(Memory): |
|
1072 |
Node* memory(uint alias_idx); |
|
1073 |
||
1074 |
// The raw memory edge coming directly from the Allocation. |
|
1075 |
// The contents of this memory are *always* all-zero-bits. |
|
1076 |
Node* zero_memory() { return memory(Compile::AliasIdxRaw); } |
|
1077 |
||
1078 |
// Return the corresponding allocation for this initialization (or null if none). |
|
1079 |
// (Note: Both InitializeNode::allocation and AllocateNode::initialization |
|
1080 |
// are defined in graphKit.cpp, which sets up the bidirectional relation.) |
|
1081 |
AllocateNode* allocation(); |
|
1082 |
||
1083 |
// Anything other than zeroing in this init? |
|
1084 |
bool is_non_zero(); |
|
1085 |
||
1086 |
// An InitializeNode must completed before macro expansion is done. |
|
1087 |
// Completion requires that the AllocateNode must be followed by |
|
1088 |
// initialization of the new memory to zero, then to any initializers. |
|
10566
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1089 |
bool is_complete() { return _is_complete != Incomplete; } |
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1090 |
bool is_complete_with_arraycopy() { return (_is_complete & WithArraycopy) != 0; } |
1 | 1091 |
|
1092 |
// Mark complete. (Must not yet be complete.) |
|
1093 |
void set_complete(PhaseGVN* phase); |
|
10566
630c177ec580
7081933: Use zeroing elimination optimization for large array
kvn
parents:
10267
diff
changeset
|
1094 |
void set_complete_with_arraycopy() { _is_complete = Complete | WithArraycopy; } |
1 | 1095 |
|
11431
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1096 |
bool does_not_escape() { return _does_not_escape; } |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1097 |
void set_does_not_escape() { _does_not_escape = true; } |
5ca3a19e559a
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
11191
diff
changeset
|
1098 |
|
1 | 1099 |
#ifdef ASSERT |
1100 |
// ensure all non-degenerate stores are ordered and non-overlapping |
|
1101 |
bool stores_are_sane(PhaseTransform* phase); |
|
1102 |
#endif //ASSERT |
|
1103 |
||
1104 |
// See if this store can be captured; return offset where it initializes. |
|
1105 |
// Return 0 if the store cannot be moved (any sort of problem). |
|
15813
6efd4c793e47
8007294: ReduceFieldZeroing doesn't check for dependent load and can lead to incorrect execution
roland
parents:
15242
diff
changeset
|
1106 |
intptr_t can_capture_store(StoreNode* st, PhaseTransform* phase, bool can_reshape); |
1 | 1107 |
|
1108 |
// Capture another store; reformat it to write my internal raw memory. |
|
1109 |
// Return the captured copy, else NULL if there is some sort of problem. |
|
15813
6efd4c793e47
8007294: ReduceFieldZeroing doesn't check for dependent load and can lead to incorrect execution
roland
parents:
15242
diff
changeset
|
1110 |
Node* capture_store(StoreNode* st, intptr_t start, PhaseTransform* phase, bool can_reshape); |
1 | 1111 |
|
1112 |
// Find captured store which corresponds to the range [start..start+size). |
|
1113 |
// Return my own memory projection (meaning the initial zero bits) |
|
1114 |
// if there is no such store. Return NULL if there is a problem. |
|
1115 |
Node* find_captured_store(intptr_t start, int size_in_bytes, PhaseTransform* phase); |
|
1116 |
||
1117 |
// Called when the associated AllocateNode is expanded into CFG. |
|
1118 |
Node* complete_stores(Node* rawctl, Node* rawmem, Node* rawptr, |
|
1119 |
intptr_t header_size, Node* size_in_bytes, |
|
1120 |
PhaseGVN* phase); |
|
1121 |
||
1122 |
private: |
|
1123 |
void remove_extra_zeroes(); |
|
1124 |
||
1125 |
// Find out where a captured store should be placed (or already is placed). |
|
1126 |
int captured_store_insertion_point(intptr_t start, int size_in_bytes, |
|
1127 |
PhaseTransform* phase); |
|
1128 |
||
1129 |
static intptr_t get_store_offset(Node* st, PhaseTransform* phase); |
|
1130 |
||
1131 |
Node* make_raw_address(intptr_t offset, PhaseTransform* phase); |
|
1132 |
||
17383 | 1133 |
bool detect_init_independence(Node* n, int& count); |
1 | 1134 |
|
1135 |
void coalesce_subword_stores(intptr_t header_size, Node* size_in_bytes, |
|
1136 |
PhaseGVN* phase); |
|
1137 |
||
1138 |
intptr_t find_next_fullword_store(uint i, PhaseGVN* phase); |
|
1139 |
}; |
|
1140 |
||
1141 |
//------------------------------MergeMem--------------------------------------- |
|
1142 |
// (See comment in memnode.cpp near MergeMemNode::MergeMemNode for semantics.) |
|
1143 |
class MergeMemNode: public Node { |
|
1144 |
virtual uint hash() const ; // { return NO_HASH; } |
|
1145 |
virtual uint cmp( const Node &n ) const ; // Always fail, except on self |
|
1146 |
friend class MergeMemStream; |
|
1147 |
MergeMemNode(Node* def); // clients use MergeMemNode::make |
|
1148 |
||
1149 |
public: |
|
1150 |
// If the input is a whole memory state, clone it with all its slices intact. |
|
1151 |
// Otherwise, make a new memory state with just that base memory input. |
|
1152 |
// In either case, the result is a newly created MergeMem. |
|
25930 | 1153 |
static MergeMemNode* make(Node* base_memory); |
1 | 1154 |
|
1155 |
virtual int Opcode() const; |
|
1156 |
virtual Node *Identity( PhaseTransform *phase ); |
|
1157 |
virtual Node *Ideal(PhaseGVN *phase, bool can_reshape); |
|
1158 |
virtual uint ideal_reg() const { return NotAMachineReg; } |
|
1159 |
virtual uint match_edge(uint idx) const { return 0; } |
|
1160 |
virtual const RegMask &out_RegMask() const; |
|
1161 |
virtual const Type *bottom_type() const { return Type::MEMORY; } |
|
1162 |
virtual const TypePtr *adr_type() const { return TypePtr::BOTTOM; } |
|
1163 |
// sparse accessors |
|
1164 |
// Fetch the previously stored "set_memory_at", or else the base memory. |
|
1165 |
// (Caller should clone it if it is a phi-nest.) |
|
1166 |
Node* memory_at(uint alias_idx) const; |
|
1167 |
// set the memory, regardless of its previous value |
|
1168 |
void set_memory_at(uint alias_idx, Node* n); |
|
1169 |
// the "base" is the memory that provides the non-finite support |
|
1170 |
Node* base_memory() const { return in(Compile::AliasIdxBot); } |
|
1171 |
// warning: setting the base can implicitly set any of the other slices too |
|
1172 |
void set_base_memory(Node* def); |
|
1173 |
// sentinel value which denotes a copy of the base memory: |
|
1174 |
Node* empty_memory() const { return in(Compile::AliasIdxTop); } |
|
1175 |
static Node* make_empty_memory(); // where the sentinel comes from |
|
1176 |
bool is_empty_memory(Node* n) const { assert((n == empty_memory()) == n->is_top(), "sanity"); return n->is_top(); } |
|
1177 |
// hook for the iterator, to perform any necessary setup |
|
1178 |
void iteration_setup(const MergeMemNode* other = NULL); |
|
1179 |
// push sentinels until I am at least as long as the other (semantic no-op) |
|
1180 |
void grow_to_match(const MergeMemNode* other); |
|
1181 |
bool verify_sparse() const PRODUCT_RETURN0; |
|
1182 |
#ifndef PRODUCT |
|
1183 |
virtual void dump_spec(outputStream *st) const; |
|
1184 |
#endif |
|
1185 |
}; |
|
1186 |
||
1187 |
class MergeMemStream : public StackObj { |
|
1188 |
private: |
|
1189 |
MergeMemNode* _mm; |
|
1190 |
const MergeMemNode* _mm2; // optional second guy, contributes non-empty iterations |
|
1191 |
Node* _mm_base; // loop-invariant base memory of _mm |
|
1192 |
int _idx; |
|
1193 |
int _cnt; |
|
1194 |
Node* _mem; |
|
1195 |
Node* _mem2; |
|
1196 |
int _cnt2; |
|
1197 |
||
1198 |
void init(MergeMemNode* mm, const MergeMemNode* mm2 = NULL) { |
|
1199 |
// subsume_node will break sparseness at times, whenever a memory slice |
|
1200 |
// folds down to a copy of the base ("fat") memory. In such a case, |
|
1201 |
// the raw edge will update to base, although it should be top. |
|
1202 |
// This iterator will recognize either top or base_memory as an |
|
1203 |
// "empty" slice. See is_empty, is_empty2, and next below. |
|
1204 |
// |
|
1205 |
// The sparseness property is repaired in MergeMemNode::Ideal. |
|
1206 |
// As long as access to a MergeMem goes through this iterator |
|
1207 |
// or the memory_at accessor, flaws in the sparseness will |
|
1208 |
// never be observed. |
|
1209 |
// |
|
1210 |
// Also, iteration_setup repairs sparseness. |
|
1211 |
assert(mm->verify_sparse(), "please, no dups of base"); |
|
1212 |
assert(mm2==NULL || mm2->verify_sparse(), "please, no dups of base"); |
|
1213 |
||
1214 |
_mm = mm; |
|
1215 |
_mm_base = mm->base_memory(); |
|
1216 |
_mm2 = mm2; |
|
1217 |
_cnt = mm->req(); |
|
1218 |
_idx = Compile::AliasIdxBot-1; // start at the base memory |
|
1219 |
_mem = NULL; |
|
1220 |
_mem2 = NULL; |
|
1221 |
} |
|
1222 |
||
1223 |
#ifdef ASSERT |
|
1224 |
Node* check_memory() const { |
|
1225 |
if (at_base_memory()) |
|
1226 |
return _mm->base_memory(); |
|
1227 |
else if ((uint)_idx < _mm->req() && !_mm->in(_idx)->is_top()) |
|
1228 |
return _mm->memory_at(_idx); |
|
1229 |
else |
|
1230 |
return _mm_base; |
|
1231 |
} |
|
1232 |
Node* check_memory2() const { |
|
1233 |
return at_base_memory()? _mm2->base_memory(): _mm2->memory_at(_idx); |
|
1234 |
} |
|
1235 |
#endif |
|
1236 |
||
1237 |
static bool match_memory(Node* mem, const MergeMemNode* mm, int idx) PRODUCT_RETURN0; |
|
1238 |
void assert_synch() const { |
|
1239 |
assert(!_mem || _idx >= _cnt || match_memory(_mem, _mm, _idx), |
|
1240 |
"no side-effects except through the stream"); |
|
1241 |
} |
|
1242 |
||
1243 |
public: |
|
1244 |
||
1245 |
// expected usages: |
|
1246 |
// for (MergeMemStream mms(mem->is_MergeMem()); next_non_empty(); ) { ... } |
|
1247 |
// for (MergeMemStream mms(mem1, mem2); next_non_empty2(); ) { ... } |
|
1248 |
||
1249 |
// iterate over one merge |
|
1250 |
MergeMemStream(MergeMemNode* mm) { |
|
1251 |
mm->iteration_setup(); |
|
1252 |
init(mm); |
|
1253 |
debug_only(_cnt2 = 999); |
|
1254 |
} |
|
1255 |
// iterate in parallel over two merges |
|
1256 |
// only iterates through non-empty elements of mm2 |
|
1257 |
MergeMemStream(MergeMemNode* mm, const MergeMemNode* mm2) { |
|
1258 |
assert(mm2, "second argument must be a MergeMem also"); |
|
1259 |
((MergeMemNode*)mm2)->iteration_setup(); // update hidden state |
|
1260 |
mm->iteration_setup(mm2); |
|
1261 |
init(mm, mm2); |
|
1262 |
_cnt2 = mm2->req(); |
|
1263 |
} |
|
1264 |
#ifdef ASSERT |
|
1265 |
~MergeMemStream() { |
|
1266 |
assert_synch(); |
|
1267 |
} |
|
1268 |
#endif |
|
1269 |
||
1270 |
MergeMemNode* all_memory() const { |
|
1271 |
return _mm; |
|
1272 |
} |
|
1273 |
Node* base_memory() const { |
|
1274 |
assert(_mm_base == _mm->base_memory(), "no update to base memory, please"); |
|
1275 |
return _mm_base; |
|
1276 |
} |
|
1277 |
const MergeMemNode* all_memory2() const { |
|
1278 |
assert(_mm2 != NULL, ""); |
|
1279 |
return _mm2; |
|
1280 |
} |
|
1281 |
bool at_base_memory() const { |
|
1282 |
return _idx == Compile::AliasIdxBot; |
|
1283 |
} |
|
1284 |
int alias_idx() const { |
|
1285 |
assert(_mem, "must call next 1st"); |
|
1286 |
return _idx; |
|
1287 |
} |
|
1288 |
||
1289 |
const TypePtr* adr_type() const { |
|
1290 |
return Compile::current()->get_adr_type(alias_idx()); |
|
1291 |
} |
|
1292 |
||
1293 |
const TypePtr* adr_type(Compile* C) const { |
|
1294 |
return C->get_adr_type(alias_idx()); |
|
1295 |
} |
|
1296 |
bool is_empty() const { |
|
1297 |
assert(_mem, "must call next 1st"); |
|
1298 |
assert(_mem->is_top() == (_mem==_mm->empty_memory()), "correct sentinel"); |
|
1299 |
return _mem->is_top(); |
|
1300 |
} |
|
1301 |
bool is_empty2() const { |
|
1302 |
assert(_mem2, "must call next 1st"); |
|
1303 |
assert(_mem2->is_top() == (_mem2==_mm2->empty_memory()), "correct sentinel"); |
|
1304 |
return _mem2->is_top(); |
|
1305 |
} |
|
1306 |
Node* memory() const { |
|
1307 |
assert(!is_empty(), "must not be empty"); |
|
1308 |
assert_synch(); |
|
1309 |
return _mem; |
|
1310 |
} |
|
1311 |
// get the current memory, regardless of empty or non-empty status |
|
1312 |
Node* force_memory() const { |
|
1313 |
assert(!is_empty() || !at_base_memory(), ""); |
|
1314 |
// Use _mm_base to defend against updates to _mem->base_memory(). |
|
1315 |
Node *mem = _mem->is_top() ? _mm_base : _mem; |
|
1316 |
assert(mem == check_memory(), ""); |
|
1317 |
return mem; |
|
1318 |
} |
|
1319 |
Node* memory2() const { |
|
1320 |
assert(_mem2 == check_memory2(), ""); |
|
1321 |
return _mem2; |
|
1322 |
} |
|
1323 |
void set_memory(Node* mem) { |
|
1324 |
if (at_base_memory()) { |
|
1325 |
// Note that this does not change the invariant _mm_base. |
|
1326 |
_mm->set_base_memory(mem); |
|
1327 |
} else { |
|
1328 |
_mm->set_memory_at(_idx, mem); |
|
1329 |
} |
|
1330 |
_mem = mem; |
|
1331 |
assert_synch(); |
|
1332 |
} |
|
1333 |
||
1334 |
// Recover from a side effect to the MergeMemNode. |
|
1335 |
void set_memory() { |
|
1336 |
_mem = _mm->in(_idx); |
|
1337 |
} |
|
1338 |
||
1339 |
bool next() { return next(false); } |
|
1340 |
bool next2() { return next(true); } |
|
1341 |
||
1342 |
bool next_non_empty() { return next_non_empty(false); } |
|
1343 |
bool next_non_empty2() { return next_non_empty(true); } |
|
1344 |
// next_non_empty2 can yield states where is_empty() is true |
|
1345 |
||
1346 |
private: |
|
1347 |
// find the next item, which might be empty |
|
1348 |
bool next(bool have_mm2) { |
|
1349 |
assert((_mm2 != NULL) == have_mm2, "use other next"); |
|
1350 |
assert_synch(); |
|
1351 |
if (++_idx < _cnt) { |
|
1352 |
// Note: This iterator allows _mm to be non-sparse. |
|
1353 |
// It behaves the same whether _mem is top or base_memory. |
|
1354 |
_mem = _mm->in(_idx); |
|
1355 |
if (have_mm2) |
|
1356 |
_mem2 = _mm2->in((_idx < _cnt2) ? _idx : Compile::AliasIdxTop); |
|
1357 |
return true; |
|
1358 |
} |
|
1359 |
return false; |
|
1360 |
} |
|
1361 |
||
1362 |
// find the next non-empty item |
|
1363 |
bool next_non_empty(bool have_mm2) { |
|
1364 |
while (next(have_mm2)) { |
|
1365 |
if (!is_empty()) { |
|
1366 |
// make sure _mem2 is filled in sensibly |
|
1367 |
if (have_mm2 && _mem2->is_top()) _mem2 = _mm2->base_memory(); |
|
1368 |
return true; |
|
1369 |
} else if (have_mm2 && !is_empty2()) { |
|
1370 |
return true; // is_empty() == true |
|
1371 |
} |
|
1372 |
} |
|
1373 |
return false; |
|
1374 |
} |
|
1375 |
}; |
|
1376 |
||
1377 |
//------------------------------Prefetch--------------------------------------- |
|
1378 |
||
1379 |
// Non-faulting prefetch load. Prefetch for many reads. |
|
1380 |
class PrefetchReadNode : public Node { |
|
1381 |
public: |
|
1382 |
PrefetchReadNode(Node *abio, Node *adr) : Node(0,abio,adr) {} |
|
1383 |
virtual int Opcode() const; |
|
1384 |
virtual uint ideal_reg() const { return NotAMachineReg; } |
|
1385 |
virtual uint match_edge(uint idx) const { return idx==2; } |
|
1386 |
virtual const Type *bottom_type() const { return Type::ABIO; } |
|
1387 |
}; |
|
1388 |
||
1389 |
// Non-faulting prefetch load. Prefetch for many reads & many writes. |
|
1390 |
class PrefetchWriteNode : public Node { |
|
1391 |
public: |
|
1392 |
PrefetchWriteNode(Node *abio, Node *adr) : Node(0,abio,adr) {} |
|
1393 |
virtual int Opcode() const; |
|
1394 |
virtual uint ideal_reg() const { return NotAMachineReg; } |
|
1395 |
virtual uint match_edge(uint idx) const { return idx==2; } |
|
10267 | 1396 |
virtual const Type *bottom_type() const { return Type::ABIO; } |
1397 |
}; |
|
1398 |
||
1399 |
// Allocation prefetch which may fault, TLAB size have to be adjusted. |
|
1400 |
class PrefetchAllocationNode : public Node { |
|
1401 |
public: |
|
1402 |
PrefetchAllocationNode(Node *mem, Node *adr) : Node(0,mem,adr) {} |
|
1403 |
virtual int Opcode() const; |
|
1404 |
virtual uint ideal_reg() const { return NotAMachineReg; } |
|
1405 |
virtual uint match_edge(uint idx) const { return idx==2; } |
|
5251
f86f7a86d761
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
4746
diff
changeset
|
1406 |
virtual const Type *bottom_type() const { return ( AllocatePrefetchStyle == 3 ) ? Type::MEMORY : Type::ABIO; } |
1 | 1407 |
}; |
7397 | 1408 |
|
1409 |
#endif // SHARE_VM_OPTO_MEMNODE_HPP |